поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

SC16C752B датащи(PDF) 16 Page - NXP Semiconductors

номер детали SC16C752B
подробное описание детали  5 V, 3.3 V and 2.5 V dual UART, 5 Mbit/s (max.), with 64-byte FIFOs
PDF  47 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  PHILIPS [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

SC16C752B датащи(HTML) 16 Page - NXP Semiconductors

Back Button SC16C752B Datasheet HTML 12Page - NXP Semiconductors SC16C752B Datasheet HTML 13Page - NXP Semiconductors SC16C752B Datasheet HTML 14Page - NXP Semiconductors SC16C752B Datasheet HTML 15Page - NXP Semiconductors SC16C752B Datasheet HTML 16Page - NXP Semiconductors SC16C752B Datasheet HTML 17Page - NXP Semiconductors SC16C752B Datasheet HTML 18Page - NXP Semiconductors SC16C752B Datasheet HTML 19Page - NXP Semiconductors SC16C752B Datasheet HTML 20Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 47 page
background image
Philips Semiconductors
SC16C752B
5 V, 3.3 V and 2.5 V dual UART, 5 Mbit/s (max.), with 64-byte FIFOs
Product data
Rev. 03 — 14 December 2004
16 of 47
9397 750 14443
© Koninklijke Philips Electronics N.V. 2004. All rights reserved.
6.6.2
Block DMA transfers (DMA mode 1)
Figure 11 shows TXRDY and RXRDY in DMA mode 1.
Transmitter: TXRDY is active when there is a trigger level number of spaces
available. It becomes inactive when the FIFO is full.
Receiver: RXRDY becomes active when the trigger level has been reached, or when
a time-out interrupt occurs. It will go inactive when the FIFO is empty or an error in
the RX FIFO is flagged by LSR[7].
6.7 Sleep mode
Sleep mode is an enhanced feature of the SC16C752B UART. It is enabled when
EFR[4], the enhanced functions bit, is set and when IER[4] is set. Sleep mode is
entered when:
The serial data input line, RX, is idle (see Section 6.8 “Break and time-out
conditions”).
The TX FIFO and TX shift register are empty.
There are no interrupts pending except THR and time-out interrupts.
Remark: Sleep mode will not be entered if there is data in the RX FIFO.
In sleep mode, the UART clock and baud rate clock are stopped. Since most registers
are clocked using these clocks, the power consumption is greatly reduced. The UART
will wake up when any change is detected on the RX line, when there is any change
in the state of the modem input pins, or if data is written to the TX FIFO.
Remark: Writing to the divisor latches, DLL and DLH, to set the baud clock, must not
be done during sleep mode. Therefore, it is advisable to disable sleep mode using
IER[4] before writing to DLL or DLH.
Fig 11. TXRDY and RXRDY in DMA mode 1.
TX
wrptr
wrptr
TXRDY
FIFO full
TXRDY
RX
rdptr
rdptr
FIFO EMPTY
RXRDY
RXRDY
002aaa234
trigger
level
trigger
level
at least one
location filled



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com