SC16C652 datasheet(6/41 Pages) PHILIPS

6 / 41 page

Philips Semiconductors

SC16C652

Dual UART with 32 bytes of transmit and receive FIFOs

Product data

Rev. 04 — 20 June 2003

6 of 41

9397 750 11634

CTSA,

CTSB

38, 23

Clear to Send (Active-LOW). These inputs are associated with individual UART

channels, A through B. A logic 0 on the CTS pin indicates the modem or data set is ready

to accept transmit data from the SC16C652. Status can be tested by reading MSR[4].

This pin has no effect on the UART’s transmit or receive operation.

DSRA,

DSRB

39, 20

Data Set Ready (Active-LOW). These inputs are associated with individual UART

channels, A through B. A logic 0 on this pin indicates the modem or data set is

powered-on and is ready for data exchange with the UART. This pin has no effect on the

UART’s transmit or receive operation.

DTRA,

DTRB

34, 35

Data Terminal Ready (Active-LOW). These outputs are associated with individual UART

channels, A through B. A logic 0 on this pin indicates that the SC16C652 is powered-on

and ready. This pin can be controlled via the modem control register. Writing a logic 1 to

MCR[0] will set the DTR output to logic 0, enabling the modem. This pin will be a logic 1

after writing a logic 0 to MCR[0], or after a reset. This pin has no effect on the UART’s

transmit or receive operation.

RIA, RIB

41, 21

Ring Indicator (Active-LOW). These inputs are associated with individual UART

channels, A through B. A logic 0 on this pin indicates the modem has received a ringing

signal from the telephone line. A logic 1 transition on this input pin will generate an

interrupt.

RTSA,

RTSB

33, 22

Request to Send (Active-LOW). These outputs are associated with individual UART

channels, A through B. A logic 0 on the RTS pin indicates the transmitter has data ready

and waiting to send. Writing a logic 1 in the modem control register MCR[1] will set this

pin to a logic 0, indicating data is available. After a reset this pin will be set to a logic 1.

This pin has no effect on the UART’s transmit or receive operation.

RXA, RXB

5, 4

Receive data A, B. These inputs are associated with individual serial channel data to the

SC16C652 receive input circuits, A-B. The RX signal will be a logic 1 during reset, idle

(no data), or when the transmitter is disabled. During the local loop-back mode, the RX

input pin is disabled and TX data is connected to the UART RX input, internally.

TXA, TXB

7, 8

Transmit data A, B. These outputs are associated with individual serial transmit channel

data from the SC16C652. The TX signal will be a logic 1 during reset, idle (no data), or

when the transmitter is disabled. During the local loop-back mode, the TX output pin is

disabled and TX data is internally connected to the UART RX input.

Table 2:

Pin description…continued

Symbol

Type

Description

LQFP48

SC16C652 датащи(PDF) 6 Page - NXP Semiconductors

SC16C652 датащи(HTML) 6 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41

датащи скачать

ссылки URL