поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

CS8952T датащи(PDF) 52 Page - Cirrus Logic

номер детали CS8952T
подробное описание детали  100BASE E-X AND 10BASE-T TRANSCEIVER
PDF  86 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  CIRRUS [Cirrus Logic]
домашняя страница  http://www.cirrus.com
Logo CIRRUS - Cirrus Logic

CS8952T датащи(HTML) 52 Page - Cirrus Logic

Back Button CS8952T Datasheet HTML 48Page - Cirrus Logic CS8952T Datasheet HTML 49Page - Cirrus Logic CS8952T Datasheet HTML 50Page - Cirrus Logic CS8952T Datasheet HTML 51Page - Cirrus Logic CS8952T Datasheet HTML 52Page - Cirrus Logic CS8952T Datasheet HTML 53Page - Cirrus Logic CS8952T Datasheet HTML 54Page - Cirrus Logic CS8952T Datasheet HTML 55Page - Cirrus Logic CS8952T Datasheet HTML 56Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 86 page
background image
52
DS206TPP2
CS8952T
CrystalLAN™ 100BASE-X and 10BASE-T Transceiver
CIRRUS LOGIC ADVANCED PRODUCT DATABOOK
PCS Sub-Layer Configuration Register - Address 17h
15
14
13
12
11
10
9
8
Reserved
Time-Out
Select
Time-Out
Disable
Repeater
Mode
LED5 Mode
Unlock Regs
MR Preamble
Enable
Fast Test
7
6
5
4
3
2
1
0
CLK25 Dis-
able
Enable LT/100
CIM Disable
Tx Disable
Rx Disable
LED1 Mode
LED4 Mode
Digital Reset
BIT
NAME
TYPE
RESET
DESCRIPTION
15
Reserved
Read/Write 1
This bit is reserved and should be cleared to 0.
14
Time-Out Select
Read/Write 0
When this bit is set, the time-out counter in the
receive descrambler is set to time-out after 2 ms with-
out IDLES. When clear the counter is set to time-out
after 722 ms without IDLES.
13
Time-Out Disable
Read/Write 0
When this bit is set, the time-out counter in the
receive descrambler is disabled. When this bit is
clear, the time-out counter is enabled.
12
Repeater Mode
Read/Write Reset to the value
on the REPEATER
pin.
This bit defines the mode of the Carrier Sense (CRS)
signal. When this bit is set, CRS is asserted due to
receive activity only. When this bit is clear, CRS is
asserted due to either transmit or receive activity.
11
LED5 Mode
Read/Write 0
This bit defines the mode of Pin LED5. When this bit
is set, pin LED5 indicates the synchronization status
of the 100BASE-TX descrambler. When this bit is
clear, LED5 indicates a collision.
Note: This bit is disabled, and writes to this bit are
ignored when the National Compatibility Mode bit of
the 10BASE-T Configuration Register (address 1Ch)
is set.
10
Unlock Regs
Read/Write 0
When set, this bit unlocks certain read only control
registers for factory testing. Leave clear for proper
operation.
Note: This bit is disabled, and writes to this bit are
ignored when the National Compatibility Mode bit of
the 10BASE-T Configuration Register (address 1Ch)
is set.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com