поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TMS570LS0332PZ датащи(PDF) 55 Page - Texas Instruments

номер детали TMS570LS0332PZ
подробное описание детали  16- and 32-Bit RISC Flash Microcontroller
PDF  110 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI1 [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI1 - Texas Instruments

TMS570LS0332PZ датащи(HTML) 55 Page - Texas Instruments

Back Button TMS570LS0332PZ Datasheet HTML 51Page - Texas Instruments TMS570LS0332PZ Datasheet HTML 52Page - Texas Instruments TMS570LS0332PZ Datasheet HTML 53Page - Texas Instruments TMS570LS0332PZ Datasheet HTML 54Page - Texas Instruments TMS570LS0332PZ Datasheet HTML 55Page - Texas Instruments TMS570LS0332PZ Datasheet HTML 56Page - Texas Instruments TMS570LS0332PZ Datasheet HTML 57Page - Texas Instruments TMS570LS0332PZ Datasheet HTML 58Page - Texas Instruments TMS570LS0332PZ Datasheet HTML 59Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 55 / 110 page
background image
TMS570LS0432, TMS570LS0332
www.ti.com
SPNS186B – OCTOBER 2012 – REVISED JUNE 2015
6.14.2 On-Chip SRAM Auto Initialization
This microcontroller allows some of the on-chip memories to be initialized through the Memory Hardware
Initialization mechanism in the System module. This hardware mechanism allows an application to
program the memory arrays with error detection capability to a known state based on their error detection
scheme (odd/even parity or ECC).
The MINITGCR register enables the memory initialization sequence, and the MSINENA register selects
the memories that are to be initialized.
For more information on these registers refer to the device Technical Reference Manual.
The mapping of the different on-chip memories to the specific bits of the MSINENA registers is shown in
Table 6-23.
Table 6-23. Memory Initialization
ADDRESS RANGE
MSINENA REGISTER
CONNECTING MODULE
BIT NO.(1)
BASE ADDRESS
ENDING ADDRESS
RAM
0x08000000
0x08007FFF
0
MIBSPI1 RAM
0xFF0E0000
0xFF0FFFFF
7(2)
DCAN2 RAM
0xFF1C0000
0xFF1DFFFF
6
DCAN1 RAM
0xFF1E0000
0xFF1FFFFF
5
MIBADC RAM
0xFF3E0000
0xFF3FFFFF
8
N2HET RAM
0xFF460000
0xFF47FFFF
3
HTU RAM
0xFF4E0000
0xFF4FFFFF
4
VIM RAM
0xFFF82000
0xFFF82FFF
2
(1)
Unassigned register bits are reserved.
(2)
The MibSPI1 module performs an initialization of the transmit and receive RAMs as soon as the module is brought out of reset using the
SPI Global Control Register 0 (SPIGCR0). This is independent of whether the application chooses to initialize the MibSPI1 RAMs using
the system module auto-initialization method.
Copyright © 2012–2015, Texas Instruments Incorporated
System Information and Electrical Specifications
55
Submit Documentation Feedback
Product Folder Links: TMS570LS0432 TMS570LS0332



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com