TMS570LS0332PZ datasheet(41/110 Pages) TI1

41 / 110 page

f[MHz]

1.375

4.875

fail

lower

threshold

pass

upper

threshold

fail

TMS570LS0432, TMS570LS0332

www.ti.com

SPNS186B – OCTOBER 2012 – REVISED JUNE 2015

6.6

Clock Monitoring

The LPO Clock Detect (LPOCLKDET) module consists of a clock monitor (CLKDET) and an internal low-

power oscillator (LPO).

The LPO provides two different clock sources – a low frequency (LFLPO) and a high frequency (HFLPO).

The CLKDET is a supervisor circuit for an externally supplied clock signal (OSCIN). In case the OSCIN

frequency falls out of a frequency window, the CLKDET flags this condition in the global status register

(GLBSTAT bit 0: OSC FAIL) and switches all clock domains sourced by OSCIN to the HFLPO clock (limp

mode clock).

The valid OSCIN frequency range is defined as: fHFLPO / 4 < fOSCIN < fHFLPO * 4.

6.6.1

Clock Monitor Timings

For more information on LPO and Clock detection, refer to Table 6-10.

Figure 6-8. LPO and Clock Detection, Untrimmed HFLPO

6.6.2

External Clock (ECLK) Output Functionality

The ECLK pin can be configured to output a prescaled clock signal indicative of an internal device clock.

This output can be externally monitored as a safety diagnostic.

6.6.3

Dual Clock Comparator

The Dual Clock Comparator (DCC) module determines the accuracy of selectable clock sources by

counting the pulses of two independent clock sources (counter 0 and counter 1). If one clock is out of

spec, an error signal is generated. For example, the DCC can be configured to use CLK10M as the

reference clock (for counter 0) and VCLK as the "clock under test" (for counter 1). This configuration

allows the DCC to monitor the PLL output clock when VCLK is using the PLL output as its source.

6.6.3.1

Features

•

Takes two different clock sources as input to two independent counter blocks.

•

One of the clock sources is the known-good, or reference clock; the second clock source is the "clock under test."

•

Each counter block is programmable with initial, or seed values.

•

The counter blocks start counting down from their seed values at the same time; a mismatch from the expected

frequency for the clock under test generates an error signal which is used to interrupt the CPU.

6.6.3.2

Mapping of DCC Clock Source Inputs

Table 6-14. DCC Counter 0 Clock Sources

TEST MODE

CLOCK SOURCE [3:0]

CLOCK NAME

Others

Oscillator (OSCIN)

0x5

High-frequency LPO

0xA

Test clock (TCK)

VCLK

System Information and Electrical Specifications

Submit Documentation Feedback

Product Folder Links: TMS570LS0432 TMS570LS0332

TMS570LS0332PZ датащи(PDF) 41 Page - Texas Instruments

TMS570LS0332PZ датащи(HTML) 41 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL