| поискавой системы для электроныых деталей |
|
TMS570LS0332PZ датащи(PDF) 29 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TMS570LS0332PZ датащи(HTML) 29 Page - Texas Instruments |
|
29 / 110 page ![]() 3.3 V V CCIOPORH 1.2 V V CCPORH V CCIOPORL V (1.2 V) V / V (3.3 V) CC CCIO CCP nPORRST 8 6 6 7 7 9 3 V CCPORL V IL(PORRST) V / V CCIO CCP V CC V CCPORL V IL(PORRST) V IL V IL V IL V CCIOPORH V CCPORH V CCIOPORL NOTE: There is no timing dependency between the ramp of the VCCIO and the VCC supply voltage; this is just an exemplary drawing. TMS570LS0432, TMS570LS0332 www.ti.com SPNS186B – OCTOBER 2012 – REVISED JUNE 2015 6.2.2 Power-Down Sequence The different supplies to the device can be powered down in any order. 6.2.3 Power-On Reset: nPORRST This reset must be asserted by an external circuitry whenever the I/O or core supplies are outside the recommended range. This signal has a glitch filter on it. It also has an internal pulldown. 6.2.3.1 nPORRST Electrical and Timing Requirements Table 6-4. Electrical Requirements for nPORRST NO. PARAMETER MIN MAX UNIT VCC low supply level when nPORRST must be active during power VCCPORL 0.5 V up VCC high supply level when nPORRST must remain active during VCCPORH 1.14 V power up and become active during power down VCCIO / VCCP low supply level when nPORRST must be active VCCIOPORL 1.1 V during power up VCCIO / VCCP high supply level when nPORRST must remain active VCCIOPORH 3.0 V during power up and become active during power down VIL(PORRST) Low-level input voltage of nPORRST VCCIO > 2.5 V 0.2 * VCCIO V Low-level input voltage of nPORRST VCCIO < 2.5 V 0.5 V Setup time, nPORRST active before VCCIO and VCCP > VCCIOPORL 3 tsu(PORRST) 0 ms during power up 6 th(PORRST) Hold time, nPORRST active after VCC > VCCPORH 1 ms Setup time, nPORRST active before VCC < VCCPORH during power 7 tsu(PORRST) 2 µs down 8 th(PORRST) Hold time, nPORRST active after VCCIO and VCCP > VCCIOPORH 1 ms 9 th(PORRST) Hold time, nPORRST active after VCC < VCCPORL 0 ms Filter time nPORRST pin; tf(nPORRST) Pulses less than MIN will be filtered out, pulses greater than MAX 475 2000 ns will generate a reset. Figure 6-1. nPORRST Timing Diagram Copyright © 2012–2015, Texas Instruments Incorporated System Information and Electrical Specifications 29 Submit Documentation Feedback Product Folder Links: TMS570LS0432 TMS570LS0332 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |