поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TAS3108DCPR датащи(PDF) 13 Page - Texas Instruments

Click here to check the latest version.
номер детали TAS3108DCPR
подробное описание детали  AUDIO DIGITAL SIGNAL PROCESSORS
PDF  63 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI1 [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI1 - Texas Instruments

TAS3108DCPR датащи(HTML) 13 Page - Texas Instruments

Back Button TAS3108DCPR Datasheet HTML 9Page - Texas Instruments TAS3108DCPR Datasheet HTML 10Page - Texas Instruments TAS3108DCPR Datasheet HTML 11Page - Texas Instruments TAS3108DCPR Datasheet HTML 12Page - Texas Instruments TAS3108DCPR Datasheet HTML 13Page - Texas Instruments TAS3108DCPR Datasheet HTML 14Page - Texas Instruments TAS3108DCPR Datasheet HTML 15Page - Texas Instruments TAS3108DCPR Datasheet HTML 16Page - Texas Instruments TAS3108DCPR Datasheet HTML 17Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 13 / 63 page
background image
www.ti.com
3.8.3
2 Channel Right Justified Timing
23
22
SCLK
32Clks
LRCLK
LeftChannel
24-BitMode
1
20-BitMode
16-BitMode
15
14
MSB
LSB
SCLK
32Clks
RightChannel
2-ChannelRight-Justified(SonyFormat)StereoInput
T0034-03
19
18
1
19
18
1
0
0
0
15
14
15
14
23
22
1
15
14
MSB
LSB
19
18
1
19
18
1
0
0
0
15
14
15
14
3.8.4
TDM Modes
TAS3108, TAS3108IA
AUDIO DIGITAL SIGNAL PROCESSORS
SLES152B – OCTOBER 2005 – REVISED NOVEMBER 2007
In 2-channel right-justified timing, LRCLK is HIGH when left channel data is transmitted and LOW when
right channel data is transmitted. SCLK is a bit clock running at 64
× f
S, which clocks in each bit of the
data. The first bit of data appears on the data lines 8 bit-clock periods (for 24-bit data) after LRCLK
toggles. In the right-justified mode, the last bit clock before LRCLK transitions always clocks the LSB of
data. The data is written MSB first and is valid on the rising edge of the bit clock. The
TAS3108/TAS3108IA masks unused leading data-bit positions.
Figure 3-4. Right justified 64-fS Format
The TDM modes on the TAS3108/TAS3108IA provide left justified and I2S formats. Each word in the TDM
data stream adheres to the bit placement shown in Figure 3-5 and Figure 3-6. Two cases are
illustrated—an I2S data format and a left-justified data format.
Submit Documentation Feedback
Physical Characteristics
13
Not Recommended for New Designs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com