поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TAS3108DCPR датащи(PDF) 11 Page - Texas Instruments

Click here to check the latest version.
номер детали TAS3108DCPR
подробное описание детали  AUDIO DIGITAL SIGNAL PROCESSORS
PDF  63 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI1 [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI1 - Texas Instruments

TAS3108DCPR датащи(HTML) 11 Page - Texas Instruments

Back Button TAS3108DCPR Datasheet HTML 7Page - Texas Instruments TAS3108DCPR Datasheet HTML 8Page - Texas Instruments TAS3108DCPR Datasheet HTML 9Page - Texas Instruments TAS3108DCPR Datasheet HTML 10Page - Texas Instruments TAS3108DCPR Datasheet HTML 11Page - Texas Instruments TAS3108DCPR Datasheet HTML 12Page - Texas Instruments TAS3108DCPR Datasheet HTML 13Page - Texas Instruments TAS3108DCPR Datasheet HTML 14Page - Texas Instruments TAS3108DCPR Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 63 page
background image
www.ti.com
3.8.1
2 channel I
2S Timing
23
22
SCLK
32 Clks
LRCLK (Note Reversed Phase)
Left Channel
24-Bit Mode
9
8
5
4
1
0
19
18
20-Bit Mode
5
4
1
0
16-Bit Mode
1
0
15
14
MSB
LSB
23
22
SCLK
32 Clks
Right Channel
9
8
5
4
1
0
19
18
5
4
1
0
1
0
15
14
MSB
LSB
2-Channel I2S (Philips Format) Stereo Input/Output
T0034-04
TAS3108, TAS3108IA
AUDIO DIGITAL SIGNAL PROCESSORS
SLES152B – OCTOBER 2005 – REVISED NOVEMBER 2007
Following a reset, ensure that the clock register (0x00) is written before performing volume, treble, or bass
updates.
Commands to reconfigure the SAP can be accompanied by mute and unmute commands for quiet
operation. However, care must be taken to ensure that the mute command has completed before the SAP
is commanded to reconfigure. Similarly, the TAS3108/TAS3108IA should not be commanded to unmute
until after the SAP has completed a reconfiguration. The reason for this is that an SAP configuration
change while a volume or bass or treble update is taking place can cause the update not to be completed
properly.
When the TAS3108/TAS3108IA is transmitting serial data, it uses the negative edge of SCLK to output a
new data bit. The TAS3108/TAS3108IA samples incoming serial data on the rising edge of SCLK. The
TAS3108/TAS3108IA only supports TDM, left justified, right justified, and I2S formats.
In 2 channel I2S timing, LRCLK is LOW when left channel data is transmitted and HIGH when right
channel data is transmitted. SCLK is a bit clock running at 64
× f
S, which clocks in each bit of the data.
There is a delay of one bit clock from the time the LRCLK signal changes state to the first bit of data on
the data lines. The data is written MSB first and is valid on the rising edge of the bit clock. The
TAS3108/TAS3108IA masks unused trailing data-bit positions.
Figure 3-2. I2S 64-fS Format
Submit Documentation Feedback
Physical Characteristics
11
Not Recommended for New Designs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com