поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

TAS3108DCPR датащи(PDF) 39 Page - Texas Instruments

Click here to check the latest version.
номер детали TAS3108DCPR
подробное описание детали  AUDIO DIGITAL SIGNAL PROCESSORS
PDF  63 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI1 [Texas Instruments]
домашняя страница  http://www.ti.com
Logo TI1 - Texas Instruments

TAS3108DCPR датащи(HTML) 39 Page - Texas Instruments

Back Button TAS3108DCPR Datasheet HTML 35Page - Texas Instruments TAS3108DCPR Datasheet HTML 36Page - Texas Instruments TAS3108DCPR Datasheet HTML 37Page - Texas Instruments TAS3108DCPR Datasheet HTML 38Page - Texas Instruments TAS3108DCPR Datasheet HTML 39Page - Texas Instruments TAS3108DCPR Datasheet HTML 40Page - Texas Instruments TAS3108DCPR Datasheet HTML 41Page - Texas Instruments TAS3108DCPR Datasheet HTML 42Page - Texas Instruments TAS3108DCPR Datasheet HTML 43Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 39 / 63 page
background image
www.ti.com
7.1.2
Master Mode LRCLK Divider
7.1.3
SCLKIN and SCLKOUT Clock Divide
7.1.4
MCLK, SCLK Ratio (Master Mode Only)
TAS3108, TAS3108IA
AUDIO DIGITAL SIGNAL PROCESSORS
SLES152B – OCTOBER 2005 – REVISED NOVEMBER 2007
Bits 26–24 (Y2, Y1, and Y0) define the ratio between SCLK and LRCLK, but only have meaning in the
clock-master mode where LRCLK is an output. In the clock-slave mode, LRCLK is an input.
Y2
Y1
Y0
DESCRIPTION
0
0
0
LRCLK out = SCLK/32
0
0
1
LRCLK out = SCLK/64
0
1
0
LRCLK out = SCLK/128
0
1
1
LRCLK out = SCLK/192
1
0
0
LRCLK out = SCLK/256
1
0
1
LRCLK out = SCLK/384
1
1
0
LRCLK out = SCLK/512
1
1
1
LRCLK out = SCLK/32
Bits 21–19 (X2, X1, and X0) define the ratio between SCLKIN and SCLKOUT. These control bits are only
used when the input and output rates are different, which can happen if TDM and discrete modes are both
used (for example, input is TDM and output is discrete). Normally, these bits are set to 000, so that
SCLKOUT1 (input SCLK) and SLCKOUT2 (output SCLK) are the same. (Note that SCLKIN is not the
input SCLK, but is used in clock-slave mode to derive SCLKOUT1.)
X2
X1
X0
DESCRIPTION
0
0
0
X MUX out = IMS_MUX (master/slave SCLK)
0
0
1
X MUX out = IMS_MUX/2
0
1
0
X MUX out = IMS_MUX/3
0
1
1
X MUX out = IMS_MUX/4
1
0
0
X MUX out = IMS_MUX/6
1
0
1
X MUX out = IMS_MUX/8
1
1
0
X MUX out = IMS_MUX/16
1
1
1
X MUX out = IMS_MUX/32
Bits 18–16 (Z2, Z1, and Z0) define the ratio between MCLK and SCLK when the TAS3108/TAS3108IA is
the clock master. In clock-slave mode, these bits are don't care.
Z2
Z1
Z0
DESCRIPTION
0
0
0
Z MUX out = MCLK (MCLKI or crystal oscillator)
0
0
1
Z MUX out = MCLK/2
0
1
0
Z MUX out = MCLK/3
0
1
1
Z MUX out = MCLK/4
1
0
0
Z MUX out = MCLK/6
1
0
1
Z MUX out = MCLK/8
1
1
0
Z MUX out = MCLK/16
1
1
1
Z MUX out = MCLK/32
Submit Documentation Feedback
39
I2C Register Map
Not Recommended for New Designs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com