 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
VX6953CB датащи(PDF) 58 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
VX6953CB датащи(HTML) 58 Page - STMicroelectronics |
|
|
58 / 107 page  Video timing VX6953CB 58/107 8209023 Rev 5 6.2.3 Framerate The framerate of the array readout and therefore the output framerate is governed by the line length, frame length and the video timing pixel clock frequency. • Line length is specified as a number of pixel clocks, line_length_pck. • Frame length is specified as a number of lines, frame_length_lines. • Video timing pixel clock is specified in MHz, vt_pix_clk_freq_mhz. The equation relating the framerate to the line length, frame length and the video timing pixel clock frequency is: The maximum frame rate that can be achieved in profile 0 is 14.5 fps using CSI-2 communication. Table 34 provides examples of frame timing for RAW10 mode for 14.5 fps for a variety of external clock frequencies. For CSI-2 in order to achieve 15 fps it is necessary to use profile 2 to enable derating. Table 35 provides examples of frame timing for RAW10 for 15 fps for a variety of external clock frequencies. For CCP-2 in order to achieve 15 fps it is necessary to use 10-8 compressed data and profile 2 to enable derating. Table 36 provides examples of frame timing for 10-8 compressed mode for 15 fps for a variety of external clock frequencies. Table 34. External clock frequency examples - 5.0 Mpixel RAW10 14.5 fps (CSI-2) Ext Clk Freq Pre-PLL Clk Div PLL multiplier VT Sys Clk Div VT pixel Clk Div VT pixel clock OP Sys Clk Div OP pixel Clk Div OP pixel clock Line length Frame length MHz Integer Integer (Dec) Integer Integer MHz Integer Integer MHz Pixel Clks Lines (Dec) 9.60 1 83 1 10 79.68 1 10 79.68 2750 1996 12.00 2 133 1 10 79.80 1 10 79.80 2750 1996 13.00 2 123 1 10 79.95 1 10 79.95 2750 1996 Table 35. External clock frequency examples - 5.0 Mpixel RAW10 15 fps (CSI-2) Ext Clk Freq Pre-PLL Clk Div PLL multiplier VT Sys Clk Div VT pixel Clk Div VT pixel clock OP Sys Clk Div OP pixel Clk Div OP pixel clock Line length (1) 1. The min_line_length_blanking = 356ns + 88*UI for CSI-2. Frame length MHz Integer Integer (Dec) Integer Integer MHz Integer Integer MHz Pixel Clks Lines (Dec) 9.60 1 83 1 9 88.5 1 10 79.68 2950 2000 12.00 2 133 1 9 86.67 1 10 79.80 2950 2003 13.00 2 123 1 9 88.83 1 10 79.95 2950 2007 Framerate vt_pix_clk_freq_mhz line_length_pck frame_length_lines × --------------------------------------------------------------------------------------------------- = |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
