| поискавой системы для электроныых деталей |
|
MEC1322 датащи(PDF) 211 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MEC1322 датащи(HTML) 211 Page - Microchip Technology |
|
211 / 456 page ![]() 2014 - 2015 Microchip Technology Inc. DS00001719D-page 211 MEC1322 15.9.9 GIRQ16 15.9.10 GIRQ17 16 MBX_DATA MBX_DATA N Interrupt generated for Host writes to Mailbox Data Regis- ter [30:17] Reserved Reserved N Reserved 31 n/a n/a N See Table 15-7, "GIRQx Source Register", Table 15-8, "GIRQx Enable Set Register", Table 15-10, "GIRQx Enable Clear Register", and Table 15-9, "GIRQx Result Register" for a definition of this bit for the Source, Enable, and Result registers. TABLE 15-19: BIT DEFINITIONS FOR GIRQ16 SOURCE, ENABLE, AND RESULT REGISTERS Bit Block Instance Name Source Name Wake Source Description [2:0] Reserved Reserved N Reserved 3 PECIHOST PECIHOST NPECI Host [30:4] Reserved Reserved N Reserved 31 n/a n/a N See Table 15-7, "GIRQx Source Register", Table 15-8, "GIRQx Enable Set Register", Table 15-10, "GIRQx Enable Clear Register", and Table 15-9, "GIRQx Result Register" for a definition of this bit for the Source, Enable, and Result registers. TABLE 15-20: BIT DEFINITIONS FOR GIRQ17 SOURCE, ENABLE, AND RESULT REGISTERS Bit Block Instance Name Source Name Wake Source Description 0 IRQ_TACH0 TACH N This internal signal is generated from the OR’d result of the status events, as defined in the TACHx Status Regis- ter.. 1 IRQ_TACH1 TACH N This internal signal is generated from the OR’d result of the status events, as defined in the TACHx Status Regis- ter. 2 PS2_0_WK PS2_DAT0 pin Y PS2_0 Start Detect from pin signal PS2_DAT0 (see Note 15-2 on page 215). 3 PS2_1_WK PS2_DAT1 pin Y PS2_1 Start Detect from pin signal PS2_DAT1 (see Note 15-2 on page 215). 4 PS2_2_WK PS2_DAT2 pin Y PS2_2 Start Detect from pin signal PS2_DAT2 (see Note 15-2 on page 215). 5 PS2_3_WK PS2_DAT3 pin Y PS2_3 Start Detect from pin signal PS2_DAT3 (see Note 15-2 on page 215). 6 BC_INT_N_WK BC_LINK Y Interrupt from the BC_LINK Companion BC_INT# pin (see Note 15-2 on page 215). [9:7] Reserved Reserved N Reserved 10 ADC_SNGL ADC_Single_Int N Interrupt signal from ADC controller to EC for Single- Sample ADC conversion 11 ADC_RPT ADC_Repeat_Int N Interrupt signal from ADC controller to EC for Repeated ADC conversion 12 MCHP Reserved MCHP Reserved N MCHP Reserved TABLE 15-18: BIT DEFINITIONS FOR GIRQ15 SOURCE, ENABLE, AND RESULT REGISTERS Bit Block Instance Name Source Name Wake Source Description |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |