| поискавой системы для электроныых деталей |
|
MEC1322 датащи(PDF) 213 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
MEC1322 датащи(HTML) 213 Page - Microchip Technology |
|
213 / 456 page ![]() 2014 - 2015 Microchip Technology Inc. DS00001719D-page 213 MEC1322 15.9.12 GIRQ19 15.9.13 GIRQ20 6 MCHP Reserved MCHP Reserved N MCHP Reserved 7 MCHP Reserved MCHP Reserved N MCHP Reserved 8 MCHP Reserved MCHP Reserved N MCHP Reserved 9 MCHP Reserved MCHP Reserved N MCHP Reserved [30:10] Reserved Reserved N Reserved 31 n/a n/a N See Table 15-7, "GIRQx Source Register", Table 15-8, "GIRQx Enable Set Register", Table 15-10, "GIRQx Enable Clear Register", and Table 15-9, "GIRQx Result Register" for a definition of this bit for the Source, Enable, and Result registers. TABLE 15-22: BIT DEFINITIONS FOR GIRQ19 SOURCE, ENABLE, AND RESULT REGISTERS Bit Block Instance Name Source Name Wake Source Description 0 VCC_PWRGD VCC_PWRGD Y VCC_PWRGD interrupt from pin (see Note 15-2 on page 215). 1 LRESET# LRESET# Y LRESET# interrupt from pin (see Note 15-2 on page 215). [30:2] Reserved Reserved N Reserved 31 n/a n/a N See Table 15-7, "GIRQx Source Register", Table 15-8, "GIRQx Enable Set Register", Table 15-10, "GIRQx Enable Clear Register", and Table 15-9, "GIRQx Result Register" for a definition of this bit for the Source, Enable, and Result registers. TABLE 15-23: BIT DEFINITIONS FOR GIRQ20 SOURCE, ENABLE, AND RESULT REGISTERS Bit Block Instance Name Source Name Wake Source Description [4:0] GPIO[204:200] GPIO_Event Y Bits[0:4] are controlled by the GPIO_Events generated by GPIO200 through GPIO204, respectively. The GPIO Interface can generate an interrupt source event on a high level, low level, rising edge and falling edge, as configured by the Interrupt Detection (int_det) bits in the Pin Control Register associated with the GPIO signal function. 5 Reserved Reserved N Reserved 6 GPIO206 GPIO_Event Y Bit 6 is controlled by the GPIO_Events generated by GPIO206. The GPIO Interface can generate an interrupt source event on a high level, low level, rising edge and falling edge, as configured by the Interrupt Detection (int_det) bits in the Pin Control Register associated with the GPIO signal function. 7 Reserved Reserved N Reserved TABLE 15-21: BIT DEFINITIONS FOR GIRQ18 SOURCE, ENABLE, AND RESULT REGISTERS Bit Block Instance Name Source Name Wake Source Description |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |