поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AM79C960KCW датащи(PDF) 26 Page - Advanced Micro Devices

номер детали AM79C960KCW
подробное описание детали  PCnetTM-ISA Single-Chip Ethernet Controller
PDF  127 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  AMD [Advanced Micro Devices]
домашняя страница  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM79C960KCW датащи(HTML) 26 Page - Advanced Micro Devices

Back Button AM79C960KCW Datasheet HTML 22Page - Advanced Micro Devices AM79C960KCW Datasheet HTML 23Page - Advanced Micro Devices AM79C960KCW Datasheet HTML 24Page - Advanced Micro Devices AM79C960KCW Datasheet HTML 25Page - Advanced Micro Devices AM79C960KCW Datasheet HTML 26Page - Advanced Micro Devices AM79C960KCW Datasheet HTML 27Page - Advanced Micro Devices AM79C960KCW Datasheet HTML 28Page - Advanced Micro Devices AM79C960KCW Datasheet HTML 29Page - Advanced Micro Devices AM79C960KCW Datasheet HTML 30Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 26 / 127 page
background image
P R E L I M I N A R Y
AMD
1-368
Am79C960
SD0-15
System Data Bus
Input/Output
This bus is used to transfer data to and from the PCnet-
ISA controller to system resources via the ISA data bus.
SD0-15 is driven by the PCnet-ISA controller when per-
forming slave read operations.
Likewise, the data on SD0-15 is latched by the
PCnet-ISA controller when performing slave write
operations.
Board Interface
ABOE
Address Buffer Output Enable
Output
This pin goes LOW to enable an external octal buffer to
drive the contents of SA10-15 onto PRAB10-15. Only
six of the eight buffers are needed.
APCS
Address PROM Chip Select
Output
This signal is asserted when the external Address
PROM is read. When an I/O read operation is per-
formed on the first 16 bytes in the PCnet-ISA controller’s
I/O space,
APCS is asserted. The outputs of the exter-
nal Address PROM drive the PROM Data Bus. The
PCnet-ISA controller buffers the contents of the PROM
data bus and drives them on the lower eight bits of the
System Data Bus.
IOCS16 is not asserted during
this cycle.
BPAM
Boot PROM Address Match
Input
This pin indicates a Boot PROM access cycle. If no Boot
PROM is installed, this pin has a default value of HIGH
and thus may be left connected to VDD.
BPCS
Boot PROM Chip Select
Output
This signal is asserted when the Boot PROM is read. If
BPAM is active and MEMR is active, the BPCS signal
will be asserted.
The outputs of the external Boot
PROM drive the PROM Data Bus. The PCnet-ISA con-
troller buffers the contents of the PROM data bus and
drives them on the System Data Bus.
IOCS16 is not as-
serted during this cycle. If 16-bit cycles are performed, it
is the responsibility of external logic to assert
MEMCS16
signal.
DXCVR
Disable Transceiver
Output
This pin disables the transceiver. A high level indicates
the Twisted Pair Interface is active and the AUI interface
is inactive, or SLEEP mode has been entered. A low
level indicates the AUI interface is active and the
Twisted Pair interface is inactive.
IOAM0-1
Input/Output Address Map
Input
These inputs configure I/O address space for the
PCnet-ISA controller. The pins have an on-chip pullup
resistor and are pulled HIGH internally. The SA1-9 in-
puts are used for I/O address comparisons.
IOAM1,0
I/O Base
0 0
300 Hex
0 1
320 Hex
1 0
340 Hex
1 1
360 Hex
LED0-3
LED Drivers
Output
These pins sink 12 mA each for driving LEDs. Their
meaning is software configurable (see section
ISA Bus
Configuration Registers) and they are active LOW.
When EADI mode is selected, the pins named
LED1,
LED2, and LED3 change in function while LED0 contin-
ues to indicate 10BASE-T Link Status. The MAUSEL
input becomes the
EAR input.
LED
EADI Function
1
SF/BD
2
SRD
3
SRDCLK
MAUSEL/EAR
MAU Select/
External Address Reject
Input
This pin selects the 10BASE-T MAU when HIGH and
the AUI interface when LOW if the XMAUSEL register
bit in ISACSR2 (ISA Configuration Register) is set. If the
XMAUSEL register bit is cleared, the MAUSEL pin is ig-
nored and the network interface is software selected.
This pin has a default value of HIGH if left unconnected.
If EADI mode is selected, this pin becomes the
EAR
input. The incoming frame will be checked against the
internally active address detection mechanisms and the
result of this check will be OR’d with the value on the
EAR pin. The EAR pin is defined as REJECT. See the
EADI section for details regarding the function and tim-
ing of this signal.
PRAB0-15
Private Address Bus
Input/Output
The Private Address Bus is the address bus used to
drive the Address PROM, Remote Boot PROM, and
SRAM. PRAB10-15 are required to be buffered by a Bus
Buffer with
ABOE as its control and SA10-15 as its
inputs.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com