MPC8548ECPXATHC datasheet(150/151 Pages) FREESCALE

150 / 151 page

MPC8548E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 9

150

Freescale Semiconductor

Document Revision History

04/2008

• Removed 1:1 support on Table 82, “e500 Core to CCB Clock Ratio.”

• Removed MDM from Table 18, “DDR SDRAM Input AC Timing Specifications.” MDM is an Output.

• Figure 57, “PLL Power Supply Filter Circuit with PLAT Pins” (AVDD_PLAT).

• Figure 58, “PLL Power Supply Filter Circuit with CORE Pins” (AVDD_CORE).

•Split Figure 59, “PLL Power Supply Filter Circuit with PCI/LBIU Pins,” (formerly called just “PLL Power

Supply Filter Circuit”) into three figures: the original (now specific for AVDD_PCI/AVDD_LBIU) and two

new ones.

10/2007

• Adjusted maximum SYSCLK frequency down in Table 5, “SYSCLK AC Timing Specifications” per

device erratum GEN-13.

• Clarified notes to Table 6, “EC_GTX_CLK125 AC Timing Specifications.”

• Added Section 4.4, “PCI/PCI-X Reference Clock Timing.”

• Clarified descriptions and added PCI/PCI-X to Table 9, “PLL Lock Times.”

• Removed support for 266 and 200 Mbps data rates per device erratum GEN-13 in Section 6, “DDR and

DDR2 SDRAM.”

• Clarified Note 4 of Table 19, “DDR SDRAM Output AC Timing Specifications.”

• Clarified the reference clock used in Section 7.2, “DUART AC Electrical Specifications.”

•Corrected VIH(min) in Table 22, “GMII, MII, RMII, and TBI DC Electrical Characteristics.”

•Corrected VIL(max) in Table 23, “GMII, MII, RMII, TBI, RGMII, RTBI, and FIFO DC Electrical

Characteristics.”

• Removed DC parameters from Table 24, Table 25, Table 26, Table 27, Table 28, Table 29, Table 32,

Table 34, and Table 35.

•Corrected VIH(min) in Table 36, “MII Management DC Electrical Characteristics.”

•Corrected tMDC(min) in Table 37, “MII Management AC Timing Specifications.”

• Updated parameter descriptions for tLBIVKH1, tLBIVKH2, tLBIXKH1, and tLBIXKH2 in Table 40, “Local Bus

Timing Parameters (BVDD = 3.3 V)—PLL Enabled” and Table 40, “Local Bus Timing Parameters

(BVDD = 2.5 V)—PLL Enabled.”

• Updated parameter descriptions for tLBIVKH1, tLBIVKL2, tLBIXKH1, and tLBIXKL2 in Table 42, “Local Bus

Timing Parameters—PLL Bypassed.” Note that tLBIVKL2 and tLBIXKL2 were previously labeled tLBIVKH2

and tLBIXKH2.

• Added LUPWAIT signal to Figure 23, “Local Bus Signals (PLL Enabled)” and Figure 24, “Local Bus

Signals (PLL Bypass Mode).”

• Added LGTA signal to Figure 25, Figure 26, Figure 27 and Figure 28.

• Corrected LUPWAIT assertion in Figure 26 and Figure 28.

• Clarified the PCI reference clock in Section 15.2, “PCI/PCI-X AC Electrical Specifications”

• Added Section 17.1, “Package Parameters.”

• Added PBGA thermal information in Section 21.2, “Thermal for Version 2.1.1, 2.1.2, and 2.1.3 Silicon

FC-PBGA with Full Lid and Version 3.1.x Silicon with Stamped Lid.”

• Updated.”

• Updated Table 87, “Part Numbering Nomenclature.”

07/2007

• Initial Release

Table 88. Document Revision History (continued)

Rev.

Number

Date

Substantive Change(s)

MPC8548ECPXATHC датащи(PDF) 150 Page - Freescale Semiconductor, Inc

MPC8548ECPXATHC датащи(HTML) 150 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL