MPC8548ECPXATHC datasheet(61/151 Pages) FREESCALE

61 / 151 page

MPC8548E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 9

Freescale Semiconductor

PCI/PCI-X

This table provides the PCI AC timing specifications at 66 MHz.

Figure 35 provides the AC test load for PCI and PCI-X.

Figure 35. PCI/PCI-X AC Test Load

Table 52. PCI AC Timing Specifications at 66 MHz

Parameter

Symbol1

Min

Max

Unit

Notes

CLK to output valid

tPCKHOV

—

6.0

2, 3

Output hold from CLK

tPCKHOX

2.0

—

2, 10

CLK to output high impedance

tPCKHOZ

—

2, 4, 11

Input setup to CLK

tPCIVKH

3.0

—

2, 5, 10

Input hold from CLK

tPCIXKH

—

2, 5, 10

REQ64 to HRESET 9 setup time

tPCRVRH

 t

SYS

—

clocks

6, 7, 11

HRESET to REQ64 hold time

tPCRHRX

050

7, 11

HRESET high to first FRAME assertion

tPCRHFV

—

clocks

8, 11

Notes:

1. The symbols used for timing specifications follow the pattern of t(first two letters of functional block)(signal)(state)(reference)(state) for

inputs and t(first two letters of functional block)(reference)(state)(signal)(state) for outputs. For example, tPCIVKH symbolizes PCI/PCI-X

timing (PC) with respect to the time the input signals (I) reach the valid state (V) relative to the SYSCLK clock, tSYS, reference

(K) going to the high (H) state or setup time. Also, tPCRHFV symbolizes PCI/PCI-X timing (PC) with respect to the time hard

reset (R) went high (H) relative to the frame signal (F) going to the valid (V) state.

2. See the timing measurement conditions in the PCI 2.2 Local Bus Specifications.

3. All PCI signals are measured from OVDD/2 of the rising edge of SYSCLK or PCI_CLKn to 0.4  OVDD of the signal in question

for 3.3-V PCI signaling levels.

4. For purposes of active/float timing measurements, the Hi-Z or off state is defined to be when the total current delivered

through the component pin is less than or equal to the leakage current specification.

5. Input timings are measured at the pin.

6. The timing parameter tSYS indicates the minimum and maximum CLK cycle times for the various specified frequencies. The

system clock period must be kept within the minimum and maximum defined ranges. For values see Section 20, “Clocking.”

7. The setup and hold time is with respect to the rising edge of HRESET.

8. The timing parameter tPCRHFV is a minimum of 10 clocks rather than the minimum of 5 clocks in the PCI 2.2 Local Bus

Specifications.

9. The reset assertion timing requirement for HRESET is 100

s.

10.Guaranteed by characterization.

11.Guaranteed by design.

Output

Z0 = 50 

LVDD/2

RL = 50 

MPC8548ECPXATHC датащи(PDF) 61 Page - Freescale Semiconductor, Inc

MPC8548ECPXATHC датащи(HTML) 61 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL