MPC8548ECPXATHC datasheet(83/151 Pages) FREESCALE

83 / 151 page

MPC8548E PowerQUICC III Integrated Processor Hardware Specifications, Rev. 9

Freescale Semiconductor

Serial RapidIO

18.5

Explanatory Note on Transmitter and Receiver Specifications

AC electrical specifications are given for transmitter and receiver. Long- and short-run interfaces at three

baud rates (a total of six cases) are described.

The parameters for the AC electrical specifications are guided by the XAUI electrical interface specified

in Clause 47 of IEEE 802.3ae-2002.

XAUI has similar application goals to Serial RapidIO, as described in Section 8.1. The goal of this

standard is that electrical designs for Serial RapidIO can reuse electrical designs for XAUI, suitably

modified for applications at the baud intervals and reaches described herein.

18.6

Transmitter Specifications

LP-serial transmitter electrical and timing specifications are stated in the text and tables of this section.

The differential return loss, S11, of the transmitter in each case shall be better than:

•

–10 dB for (baud frequency)/10 < Freq(f) < 625 MHz, and

•

–10 dB + 10log(f/625 MHz) dB for 625 MHz

 Freq(f)  baud frequency

The reference impedance for the differential return loss measurements is 100-

 resistive. Differential

return loss includes contributions from on-chip circuitry, chip packaging, and any off-chip components

related to the driver. The output impedance requirement applies to all valid output levels.

It is recommended that the 20%–80% rise/fall time of the transmitter, as measured at the transmitter output,

in each case have a minimum value 60 ps.

It is recommended that the timing skew at the output of an LP-serial transmitter between the two signals

that comprise a differential pair not exceed 25 ps at 1.25 GB, 20 ps at 2.50 GB, and 15 ps at 3.125 GB.

Table 59. Short Run Transmitter AC Timing Specifications—1.25 GBaud

Characteristic

Symbol

Range

Unit

Notes

Min

Max

Output voltage

–0.40

2.30

Voltage relative to COMMON of either signal

comprising a differential pair

Differential output voltage

VDIFFPP

500

1000

mV p-p

—

Deterministic jitter

—0.17

UI p-p

—

Total jitter

—0.35

UI p-p

—

Multiple output skew

SMO

—

1000

Skew at the transmitter output between lanes of a

multilane link

Unit Interval

800

±100 ppm

MPC8548ECPXATHC датащи(PDF) 83 Page - Freescale Semiconductor, Inc

MPC8548ECPXATHC датащи(HTML) 83 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL