JS28F128P30TF75A datasheet(30/90 Pages) MICRON

30 / 90 page

P30-65nm SBC

Datasheet

Apr 2010

Order Number: 208033-02

any errors, and then cleared. If the Blank Check operation fails, which means the block

is not completely erased, the Status Register bit SR.5 will be set (“1”). CE# or OE#

toggle (during polling) updates the Status Register.

After examining the Status Register, it should be cleared by the Clear Status Register

command before issuing a new command. The device remains in Status Register Mode

until another command is written to the device. Any command can follow once the

Blank Check command is complete.

9.3

Erase Suspend

Issuing the Erase Suspend command while erasing suspends the block erase operation.

This allows data to be accessed from memory locations other than the one being

erased. The Erase Suspend command can be issued to any device address. A block

erase operation can be suspended to perform a word or buffer program operation, or a

read operation within any block except the block that is erase suspended (see

Figure 34, “Erase Suspend/Resume Flowchart” on page 75).

When a block erase operation is executing, issuing the Erase Suspend command

requests the WSM to suspend the erase algorithm at predetermined points. The device

continues to output Status Register data after the Erase Suspend command is issued.

Block erase is suspended when Status Register bits SR[7,6] are set. Suspend latency is

specified in Section 15.5, “Program and Erase Characteristics” on page 58.

To read data from the device (other than an erase-suspended block), the Read Array

command must be issued. During Erase Suspend, a Program command can be issued

to any block other than the erase-suspended block. Block erase cannot resume until

program operations initiated during erase suspend complete. Read Array, Read Status

during Erase Suspend. Additionally, Clear Status Register, Program, Program Suspend,

Block Lock, Block Unlock, and Block Lock-Down are valid commands during Erase

Suspend.

During an erase suspend, deasserting CE# places the device in standby, reducing

active current. VPP must remain at a valid level, and WP# must remain unchanged

while in erase suspend. If RST# is asserted, the device is reset.

9.4

Erase Resume

The Erase Resume command instructs the device to continue erasing, and

automatically clears SR[7,6]. This command can be written to any address. If Status

instruction. RST# must remain deasserted.

9.5

Erase Protection

When VPP = VIL, absolute hardware erase protection is provided for all device blocks. If

VPP ≤ VPPLK, erase operations halt and SR.3 is set indicating a VPP-level error.

JS28F128P30TF75A датащи(PDF) 30 Page - Micron Technology

JS28F128P30TF75A датащи(HTML) 30 Page - Micron Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

датащи скачать

ссылки URL