JS28F128P30TF75A datasheet(23/90 Pages) MICRON

23 / 90 page

Datasheet

Apr 2010

Order Number:208033-02

P30-65nm SBC

7.3

Read CFI

The Read CFI command instructs the device to output Common Flash Interface data

when read. See Figure 6.1, “Device Command Codes” on page 19. Section A.1,

“Common Flash Interface” on page 61 shows CFI information and address offsets

within the CFI database.

7.4

Read Status Register

To read the Status Register, issue the Read Status Register command at any address.

Status Register information is available to which the Read Status Register, Word

Program, or Block Erase command was issued. SRD is automatically made available

following a Word Program, Block Erase, or Block Lock command sequence. Reads from

the device after any of these command sequences outputs the device’s status until

another valid command is written (e.g. the Read Array command).

The Status Register is read using single asynchronous-mode or synchronous burst

mode reads. SRD is output on DQ[7:0], while 0x00 is output on DQ[15:8]. In

asynchronous mode the falling edge of OE#, or CE# (whichever occurs first) updates

and latches the Status Register contents. However, when reading the Status Register in

synchronous burst mode, CE# or ADV# must be toggled to update SRD.

The Device Ready Status bit (SR.7) provides overall status of the device. SR[6:1]

present status and error information about the program, erase, suspend, VPP, and

block-locked operations.

See Table 12, “Status Register Description” on page 34 for the description of the Status

7.5

Clear Status Register

The Clear Status Register command clears the Status Register. It functions independent

of VPP. The WSM sets and clears SR.7, but it sets bits SR[5:3,1] without clearing them.

The Status Register should be cleared before starting a command sequence to avoid

any ambiguity. A device reset also clears the Status Register.

Lock Register 1

0x89

PR-LK1 OTP Register lock data

128-bit User-Programmable OTP Registers

0x8A–0x109

User OTP Register data

Notes:

BBA = Block Base Address.

DBA = Device base Address, Numonyx reserves other configuration address locations.

The GPR is used as read out register for Extended Function interface command.

Table 9:

Device ID codes

ID Code Type

Device Density

Device Identifier Codes

Top Boot

64-Mbit

8817

128-Mbit

8818

Bottom Boot

64-Mbit

881A

128-Mbit

881B

Table 8:

Device Identifier Information (Sheet 2 of 2)

Item

Address(1,2)

Data(x16)

JS28F128P30TF75A датащи(PDF) 23 Page - Micron Technology

JS28F128P30TF75A датащи(HTML) 23 Page - Micron Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

датащи скачать

ссылки URL