поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

LPC4350 датащи(PDF) 108 Page - NXP Semiconductors

номер детали LPC4350
подробное описание детали  32-bit ARM Cortex-M4/M0 MCU; up to 264 kB SRAM; Ethernet two High-speed USBs; advanced configurable peripherals
PDF  145 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

LPC4350 датащи(HTML) 108 Page - NXP Semiconductors

Back Button LPC4350 Datasheet HTML 104Page - NXP Semiconductors LPC4350 Datasheet HTML 105Page - NXP Semiconductors LPC4350 Datasheet HTML 106Page - NXP Semiconductors LPC4350 Datasheet HTML 107Page - NXP Semiconductors LPC4350 Datasheet HTML 108Page - NXP Semiconductors LPC4350 Datasheet HTML 109Page - NXP Semiconductors LPC4350 Datasheet HTML 110Page - NXP Semiconductors LPC4350 Datasheet HTML 111Page - NXP Semiconductors LPC4350 Datasheet HTML 112Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 108 / 145 page
background image
LPC4350_30_20_10
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Objective data sheet
Rev. 2.1 — 23 September 2011
108 of 145
NXP Semiconductors
LPC4350/30/20/10
32-bit ARM Cortex-M4/M0 microcontroller
11.6 SSP interface
[1]
Tcy(clk) = (SSPCLKDIV  (1 + SCR)  CPSDVSR) / fmain. The clock cycle time derived from the SPI bit rate Tcy(clk) is a function of the
main clock frequency fmain, the SSP peripheral clock divider (SSPCLKDIV), the SSP SCR parameter (specified in the SSP0CR0
register), and the SSP CPSDVSR parameter (specified in the SSP clock prescale register).
[2]
Tamb = 40 C to 85 C; VDD(REG)(3V3) = 2.0 V to 3.6 V; VDD(IO) = 2.0 V to 3.6 V.
[3]
Tcy(clk) = 12  Tcy(PCLK).
[4]
Tamb = 25 C; VDD(REG)(3V3) = 3.3 V; VDD(IO) = 3.3 V.
Table 15.
Dynamic characteristics: SSP pins in SPI mode
Symbol
Parameter
Conditions
Min
Max
Unit
Tcy(PCLK)
PCLK cycle time
<tbd>
-
ns
Tcy(clk)
clock cycle time
full-duplex mode
[1]
<tbd>
-
ns
when only
transmitting
<tbd>
-
ns
SSP master
tDS
data set-up time
in SPI mode
[2]
<tbd>
Tcy(clk)
ns
tDH
data hold time
in SPI mode
[2]
-
<tbd>
ns
tv(Q)
data output valid time
in SPI mode
[2]
-
<tbd>
ns
th(Q)
data output hold time
in SPI mode
[2]
-
<tbd>
ns
SSP slave
tDS
data set-up time
in SPI mode
[3][4]
<tbd>
-
ns
tDH
data hold time
in SPI mode
[3][4]
<tbd>
 T
cy(PCLK) +
<tbd>
-ns
tv(Q)
data output valid time
in SPI mode
[3][4]
-<tbd>
 T
cy(PCLK) +
<tbd>
ns
th(Q)
data output hold time
in SPI mode
[3][4]
-<tbd>
 T
cy(PCLK) +
<tbd>
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com