поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

LPC4350 датащи(PDF) 66 Page - NXP Semiconductors

номер детали LPC4350
подробное описание детали  32-bit ARM Cortex-M4/M0 MCU; up to 264 kB SRAM; Ethernet two High-speed USBs; advanced configurable peripherals
PDF  145 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

LPC4350 датащи(HTML) 66 Page - NXP Semiconductors

Back Button LPC4350 Datasheet HTML 62Page - NXP Semiconductors LPC4350 Datasheet HTML 63Page - NXP Semiconductors LPC4350 Datasheet HTML 64Page - NXP Semiconductors LPC4350 Datasheet HTML 65Page - NXP Semiconductors LPC4350 Datasheet HTML 66Page - NXP Semiconductors LPC4350 Datasheet HTML 67Page - NXP Semiconductors LPC4350 Datasheet HTML 68Page - NXP Semiconductors LPC4350 Datasheet HTML 69Page - NXP Semiconductors LPC4350 Datasheet HTML 70Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 66 / 145 page
background image
LPC4350_30_20_10
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Objective data sheet
Rev. 2.1 — 23 September 2011
66 of 145
NXP Semiconductors
LPC4350/30/20/10
32-bit ARM Cortex-M4/M0 microcontroller
7.5 AHB multilayer matrix
7.6 Nested Vectored Interrupt Controller (NVIC)
The NVIC is an integral part of the Cortex-M4. The tight coupling to the CPU allows for low
interrupt latency and efficient processing of late arriving interrupts.
The ARM Cortex-M0 co-processor has its own NVIC with 32 vectored interrupts. Most
peripheral interrupts are shared between the Cortex-M0 and Cortex-M4 NVICs.
7.6.1 Features
• Controls system exceptions and peripheral interrupts.
• In the LPC4350/30/20/10, the Cortex-M4 NVIC supports up to 53 vectored interrupts.
• <tbd> programmable interrupt priority levels with hardware priority level masking.
• Relocatable vector table.
• Non-Maskable Interrupt (NMI).
Fig 8.
AHB multilayer matrix master and slave connections
ARM
CORTEX-M4
TEST/DEBUG
INTERFACE
ARM
CORTEX-M0
TEST/DEBUG
INTERFACE
DMA
ETHERNET
USB1
USB0
LCD
SD/
MMC
EXTERNAL
MEMORY
CONTROLLER
APB, RTC
DOMAIN
PERIPHERALS
HIGH-SPEED PHY
32 kB AHB SRAM
16 kB + 16 kB
AHB SRAM
64 kB ROM
128 kB LOCAL SRAM
72 kB LOCAL SRAM
System
bus
I-
code
bus
D-
code
bus
masters
slaves
01
AHB MULTILAYER MATRIX
= master-slave connection
AHB PERIPHERALS
REGISTER
INTERFACES
002aaf873



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com