 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
HT68F13 датащи(PDF) 40 Page - Holtek Semiconductor Inc |
|
|
|||||||||||||||||||||||||||||
HT68F13 датащи(HTML) 40 Page - Holtek Semiconductor Inc |
|
|
40 / 161 page  WatchdogTimerControlRegister A single register, WDTC, controls the required timeout period as well as the enable/disable operation. This register together with several configuration options control the overall operation of the Watchdog Timer. WDTC Register Bit 7 6 5 4 3 2 1 0 Name FSYSON WS2 WS1 WS0 WDTEN3 WDTEN2 WDTEN1 WDTEN0 R/W R/W R/W R/W R/W R/W R/W R/W R/W POR 0 1 1 1 1 0 1 0 Bit7 FSYSON: f SYS ControlinIDLEMode 0:Disable 1:Enable Bit6~4 WS2,WS1,WS0 : WDT time-outperiodselection 000:256/f S 001:512/f S 010:1024/f S 011:2048/f S 100:4096/f S 101:8192/f S 110:16384/f S 111:32768/f S Bit3~0 WDTEN3,WDTEN2,WDTEN1,WDTEN0 : WDT SoftwareControl 1010:Disable Other:Enable WatchdogTimerOperation The Watchdog Timer operates by providing a device reset when its timer overflows. This means that in the application program and during normal operation the user has to strategically clear the Watchdog Timer before it overflows to prevent the Watchdog Timer from executing a reset. This is done using the clear watchdog instructions. If the program malfunctions for whatever reason, jumps to an unknown location, or enters an endless loop, these clear instructions will not be executed in the correct manner, in which case the Watchdog Timer will overflow and reset the device. Some of the Watchdog Timer options, such as enable/disable, clock source selection and clear instruction type are selected using configuration options. In addition to a configuration option to enable/disable the Watchdog Timer, there are also four bits, WDTEN3~WDTEN0, in the WDTC register to offer an additional enable/disable control of the Watchdog Timer. To disable the Watchdog Timer, as well as the configuration option being set to disable, the WDTEN3 ~ WDTEN0 bits must also be set to a specific value of 1010B. Any other values for these bits will keep the Watchdog Timer enabled, irrespective of the configuration enable/disable setting. After power on these bits will have the value of 1010. If the Watchdog Timer is used, it is recommended that they are set to a value of 0101B for maximum noise immunity. Note that if the Watchdog Timer has been disabled, then any instruction relating to its operation will result in no operation. WDT ConfigurationOption WDTEN3~WDTEN0Bits WDT WDT Enable xxxx Enable WDT Disable Except1010 Enable WDT Disable 1010 Disable ²x²: don¢t care. WatchdogTimerEnable/DisableControl Rev.1.10 40 February9,2011 HT68F13/HT68F14/HT68F15 EnhancedI/OFlashType MCU |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
