поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

L9803 датащи(PDF) 82 Page - STMicroelectronics

номер детали L9803
подробное описание детали  Super smart power motor driver with 8-Bit MCU, RAM, EEPROM, ADC, WDG, Timers, PWM and H-bridge driver
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L9803 датащи(HTML) 82 Page - STMicroelectronics

Back Button L9803 Datasheet HTML 78Page - STMicroelectronics L9803 Datasheet HTML 79Page - STMicroelectronics L9803 Datasheet HTML 80Page - STMicroelectronics L9803 Datasheet HTML 81Page - STMicroelectronics L9803 Datasheet HTML 82Page - STMicroelectronics L9803 Datasheet HTML 83Page - STMicroelectronics L9803 Datasheet HTML 84Page - STMicroelectronics L9803 Datasheet HTML 85Page - STMicroelectronics L9803 Datasheet HTML 86Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 82 / 126 page
background image
On-Chip Peripherals
L9803
82/126
(ETX = 1).
Cleared by software.
Bit 3 = SCIF Status Change Interrupt Flag
Read/Clear
Set by hardware to signal the reception of a dominant bit while in standby or a change from
error active to error passive and bus-off while in run. Also signals any receive error when
ESCI = 1.
Cleared by software.
Bit 2 = ORIF Overrun Interrupt Flag
Read/Clear
Set by hardware to signal that a message could not be stored because no receive buffer
was available.
Cleared by software.
Bit 1 = TEIF Transmit Error Interrupt Flag
Read/Clear
Set by hardware to signal that an error occurred during the transmission of the highest
priority message queued for transmission.
Cleared by software.
Bit 0 = EPND Error Interrupt Pending
Read Only
Set by hardware when at least one of the three error interrupt flags SCIF, ORIF or TEIF is
set.
Reset by hardware when all error interrupt flags have been cleared.
Caution:
Interrupt flags are reset by writing a "0" to the corresponding bit position. The appropriate
way consists in writing an immediate mask or the one’s complement of the register content
initially read by the interrupt handler. Bit manipulation instruction BRES should never be
used due to its read-modify-write nature.
INTERRUPT CONTROL REGISTER (ICR)
Read/Write
Reset Value: 00h
Bit 6 = ESCI Extended Status Change Interrupt
Read/Set/Clear
Set by software to specify that SCIF is to be set on receive errors also.
Cleared by software to set SCIF only on status changes and wake-up but not on all receive
errors.
Bit 5 = RXIE Receive Interrupt Enable
Read/Set/Clear
Set by software to enable an interrupt request whenever a message has been received free
of errors.
Cleared by software to disable receive interrupt requests.
7
0
0
ESCI
RXIE
TXIE
SCIE
ORIE
TEIE
ETX



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com