поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

L9803 датащи(PDF) 78 Page - STMicroelectronics

номер детали L9803
подробное описание детали  Super smart power motor driver with 8-Bit MCU, RAM, EEPROM, ADC, WDG, Timers, PWM and H-bridge driver
PDF  126 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L9803 датащи(HTML) 78 Page - STMicroelectronics

Back Button L9803 Datasheet HTML 74Page - STMicroelectronics L9803 Datasheet HTML 75Page - STMicroelectronics L9803 Datasheet HTML 76Page - STMicroelectronics L9803 Datasheet HTML 77Page - STMicroelectronics L9803 Datasheet HTML 78Page - STMicroelectronics L9803 Datasheet HTML 79Page - STMicroelectronics L9803 Datasheet HTML 80Page - STMicroelectronics L9803 Datasheet HTML 81Page - STMicroelectronics L9803 Datasheet HTML 82Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 78 / 126 page
background image
On-Chip Peripherals
L9803
78/126
RUN bit being read-back as 0.
Once in standby, the only event monitored is the reception of a dominant bit which
causes a wake-up interrupt if the SCIE bit of the Interrupt Control Register (ICR) is set.
The STANDBY mode is left by setting the RUN bit. If the WKPS bit is set in the CSR
register, then the controller passes through WAKE-UP otherwise it enters RESYNC
directly.
It is important to note that the wake-up mechanism is software-driven and therefore
carries a significant time overhead. All messages received after the wake-up bit and
before the controller is set to run and has completed synchronization are ignored.
WAKE-UP. The CAN bus line is forced to dominant for one bit time signalling the wake-
up condition to all other bus members.
Figure 39.
CAN Controller State Diagram
n
RESYNC. The resynchronization mode is used to find the correct entry point for
starting transmission or reception after the node has gone asynchronous either by
going into the STANDBY or bus-off states.
Resynchronization is achieved when 128 sequences of 11 recessive bits have been
STANDBY
RESYNC
WAKE-UP
RECEPTION
TRANSMISSION
ERROR
IDLE
ARESET
RUN
RUN & WKPS
RUN & WKPS
FSYN & BOFF & 11 Recessive bits |
(FSYN | BOFF) & 128 * 11 Recessive bits
RUN
Write to DATA7 |
TX Error & NRTX
Start Of Frame
Arbitration lost
TX Error
RX Error
TX OK
RX OK
BOFF
BOFF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com