поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

P89LPC9331FDH датащи(PDF) 79 Page - NXP Semiconductors

номер детали P89LPC9331FDH
подробное описание детали  8-bit microcontroller with accelerated two-clock 80C51 core, 4 kB/8 kB/16 kB 3 V byte-erasable flash with 8-bit ADCs
PDF  93 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

P89LPC9331FDH датащи(HTML) 79 Page - NXP Semiconductors

Back Button P89LPC9331FDH Datasheet HTML 75Page - NXP Semiconductors P89LPC9331FDH Datasheet HTML 76Page - NXP Semiconductors P89LPC9331FDH Datasheet HTML 77Page - NXP Semiconductors P89LPC9331FDH Datasheet HTML 78Page - NXP Semiconductors P89LPC9331FDH Datasheet HTML 79Page - NXP Semiconductors P89LPC9331FDH Datasheet HTML 80Page - NXP Semiconductors P89LPC9331FDH Datasheet HTML 81Page - NXP Semiconductors P89LPC9331FDH Datasheet HTML 82Page - NXP Semiconductors P89LPC9331FDH Datasheet HTML 83Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 79 / 93 page
background image
P89LPC9331_9341_9351_9361_3
© NXP B.V. 2009. All rights reserved.
Product data sheet
Rev. 03 — 2 June 2009
79 of 93
NXP Semiconductors
P89LPC9331/9341/9351/9361
8-bit microcontroller with accelerated two-clock 80C51 core
[1]
Parameters are valid over operating temperature range unless otherwise specified.
[2]
Parts are tested to 2 MHz, but are guaranteed to operate down to 0 Hz.
tSPILEAD
SPI enable lead time
see Figure 45, 46
slave
250
-
250
-
ns
tSPILAG
SPI enable lag time
see Figure 45, 46
slave
250
-
250
-
ns
tSPICLKH
SPICLK HIGH time
see Figure 43, 44, 45, 46
slave
3
CCLK
-
167
-
ns
master
2
CCLK
-
111
-
ns
tSPICLKL
SPICLK LOW time
see Figure 43, 44, 45, 46
slave
3
CCLK
-
167
-
ns
master
2
CCLK
-
111
-
ns
tSPIDSU
SPI data set-up time
see Figure 43, 44, 45, 46
master or slave
100
-
100
-
ns
tSPIDH
SPI data hold time
see Figure 43, 44, 45, 46
master or slave
100
-
100
-
ns
tSPIA
SPI access time
see Figure 45, 46
slave
0
80
0
80
ns
tSPIDIS
SPI disable time
see Figure 45, 46
slave
0
160
-
160
ns
tSPIDV
SPI enable to output
data valid time
see Figure 43, 44, 45, 46
slave
-
160
-
160
ns
master
-
111
-
111
ns
tSPIOH
SPI output data hold
time
see Figure 43, 44, 45, 46
0-
0
-
ns
tSPIR
SPI rise time
see Figure 43, 44, 45, 46
SPI outputs (SPICLK,
MOSI, MISO)
-
100
-
100
ns
SPI inputs (SPICLK,
MOSI, MISO, SS)
-
2000
-
2000
ns
tSPIF
SPI fall time
see Figure 43, 44, 45, 46
SPI outputs (SPICLK,
MOSI, MISO)
-
100
-
100
ns
SPI inputs (SPICLK,
MOSI, MISO, SS)
-
2000
-
2000
ns
Table 15.
Dynamic characteristics (18 MHz) …continued
VDD = 3.0 V to 3.6 V unless otherwise specified.
Tamb = −40 °C to +85 °C for industrial applications, −40 °C to +125 °C extended, unless otherwise specified.[1][2]
Symbol
Parameter
Conditions
Variable clock
fosc =18MHz
Unit
Min
Max
Min
Max



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com