P89LPC970FDH datasheet(8/66 Pages) NXP

8 / 66 page

P89LPC97X_2

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 02 — 27 April 2010

8 of 66

NXP Semiconductors

P89LPC970/971/972

8-bit microcontroller with accelerated two-clock 80C51 core

P0.6/CMP1/KBI6

I/O

P0.6 — Port 0 bit 6. High current source.

CMP1 — Comparator 1 output.

KBI6 — Keyboard input 6.

P0.7/KBI7/T1

I/O

P0.7 — Port 0 bit 7. High current source.

KBI7 — Keyboard input 7.

I/O

T1 — Timer/counter 1 external count input or overflow output.

P1.0 to P1.7

I/O, I

[1]

Port 1: Port 1 is an 8-bit I/O port with a user-configurable output type, except for

three pins as noted below. During reset Port 1 latches are configured in the

input-only mode with the internal pull-up disabled. The operation of the configurable

Port 1 pins as inputs and outputs depends upon the port configuration selected.

Each of the configurable port pins are programmed independently. Refer to Section

7.16.1 “Port configurations” and Table 11 “Static characteristics” for details. P1.2 to

P1.3 are open drain when used as outputs. P1.5 is input only.

All pins have Schmitt trigger inputs.

Port 1 also provides various special functions as described below:

P1.0/TXD

I/O

P1.0 — Port 1 bit 0.

TXD — Transmitter output for serial port.

P1.1/RXD/T2EX

I/O

P1.1 — Port 1 bit 1.

RXD — Receiver input for serial port.

T2EX — Timer/counter 2 external capture input.

P1.2/SCL/T0

I/O

P1.2 — Port 1 bit 2 (open-drain when used as output).

I/O

SCL — I2C-bus serial clock input/output.

I/O

T0 — Timer/counter 0 external count input or overflow output. (open-drain when

used as output.)

P1.3/INT0/SDA/

9I/O

P1.3 — Port 1 bit 3 (open-drain when used as output).

INT0 — External interrupt 0 input.

I/O

SDA — I2C-bus serial data input/output.

I/O

T4 — Timer/counter 4 external count input or overflow output.

P1.4/INT1/T4EX/

8I/O

P1.4 — Port 1 bit 4. High current source.

INT1 — External interrupt 1 input.

T4EX — Timer/counter 4 external capture input.

SS — SPI Slave select input (pin remap).

P1.5/RST

P1.5 — Port 1 bit 5 (input only).

RST — External Reset input during power-on or if selected via UCFG1. When

functioning as a reset input, a LOW on this pin resets the microcontroller, causing

I/O ports and peripherals to take on their default states, and the processor begins

execution at address 0. Also used during a power-on sequence to force ISP mode.

P1.6/MISO

I/O

P1.6 — Port 1 bit 6. High current source.

I/O

MISO — SPI master in slave out. When configured as master, this pin is input,

when configured as slave, this pin is output (pin remap).

Table 3.

Pin description …continued

Symbol

Type

Description

DIP20,

TSSOP20

P89LPC970FDH датащи(PDF) 8 Page - NXP Semiconductors

P89LPC970FDH датащи(HTML) 8 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

датащи скачать

ссылки URL