 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
P89LPC970FDH датащи(PDF) 53 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
P89LPC970FDH датащи(HTML) 53 Page - NXP Semiconductors |
|
|
53 / 66 page  P89LPC97X_2 All information provided in this document is subject to legal disclaimers. © NXP B.V. 2010. All rights reserved. Product data sheet Rev. 02 — 27 April 2010 53 of 66 NXP Semiconductors P89LPC970/971/972 8-bit microcontroller with accelerated two-clock 80C51 core Table 13. Dynamic characteristics (18 MHz) VDD = 3.6 V to 5.5 V unless otherwise specified. Tamb = −40 °Cto+85 °C for industrial applications, unless otherwise specified.[1][2] Symbol Parameter Conditions Variable clock fosc =18MHz Unit Min Max Min Max fosc(RC) internal RC oscillator frequency nominal f = 7.3728 MHz trimmed to ± 1% at Tamb =25 °C; clock doubler option = OFF (default) 7.189 7.557 7.189 7.557 MHz nominal f = 14.7456 MHz; clock doubler option = ON 14.378 15.114 14.378 15.114 MHz fosc(WD) internal watchdog oscillator frequency 360 440 360 440 kHz fosc oscillator frequency 0 18 - - MHz Tcy(clk) clock cycle time see Figure 17 55 - - - ns fCLKLP low-power select clock frequency 08 - - MHz Glitch filter tgr glitch rejection time P1.5/RST pin - 50 - 50 ns any pin except P1.5/RST - 15 - 15 ns tsa signal acceptance time P1.5/RST pin 125 - 125 - ns any pin except P1.5/RST 50 - 50 - ns External clock tCHCX clock HIGH time see Figure 17 22 Tcy(clk) − tCLCX 22 - ns tCLCX clock LOW time see Figure 17 22 Tcy(clk) − tCHCX 22 - ns tCLCH clock rise time see Figure 17 -5 - 5 ns tCHCL clock fall time see Figure 17 -5 - 5 ns Shift register (UART mode 0) TXLXL serial port clock cycle time see Figure 18 16Tcy(clk) - 888 - ns tQVXH output data set-up to clock rising edge time see Figure 18 13Tcy(clk) - 722 - ns tXHQX output data hold after clock rising edge time see Figure 18 -Tcy(clk) + 20 - 75 ns tXHDX input data hold after clock rising edge time see Figure 18 -0 - 0 ns tXHDV input data valid to clock rising edge time see Figure 18 150 - 150 - ns SPI interface fSPI SPI operating frequency slave 0 CCLK ⁄ 6 03.0 MHz master - CCLK ⁄ 4 -4.5 MHz TSPICYC SPI cycle time see Figure 19, 20, 21, 22 slave 6 ⁄ CCLK - 333 - ns master 4 ⁄ CCLK - 222 - ns |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
