поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

P89LPC970FDH датащи(PDF) 57 Page - NXP Semiconductors

номер детали P89LPC970FDH
подробное описание детали  8-bit microcontroller with accelerated two-clock 80C51 core 2 kB/4 kB/8 kB wide-voltage byte-erasable flash
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  NXP [NXP Semiconductors]
домашняя страница  http://www.nxp.com
Logo NXP - NXP Semiconductors

P89LPC970FDH датащи(HTML) 57 Page - NXP Semiconductors

Back Button P89LPC970FDH Datasheet HTML 53Page - NXP Semiconductors P89LPC970FDH Datasheet HTML 54Page - NXP Semiconductors P89LPC970FDH Datasheet HTML 55Page - NXP Semiconductors P89LPC970FDH Datasheet HTML 56Page - NXP Semiconductors P89LPC970FDH Datasheet HTML 57Page - NXP Semiconductors P89LPC970FDH Datasheet HTML 58Page - NXP Semiconductors P89LPC970FDH Datasheet HTML 59Page - NXP Semiconductors P89LPC970FDH Datasheet HTML 60Page - NXP Semiconductors P89LPC970FDH Datasheet HTML 61Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 57 / 66 page
background image
P89LPC97X_2
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 02 — 27 April 2010
57 of 66
NXP Semiconductors
P89LPC970/971/972
8-bit microcontroller with accelerated two-clock 80C51 core
10.2 ISP entry mode
Fig 22. SPI slave timing (CPHA = 1)
002aaa911
TSPICYC
tSPICLKH
tSPICLKH
tSPICLKL
tSPILEAD
tSPICLKL
tSPILAG
tSPIDSU
tSPIDSU
tSPIDH
tSPIDH
tSPIF
tSPIR
tSPIR
tSPIA
tSPIOH
tSPIOH
tSPIOH
tSPIDIS
slave MSB/LSB out
not defined
MSB/LSB in
LSB/MSB in
slave LSB/MSB out
tSPIDV
tSPIDV
tSPIDV
tSPIR
tSPIF
tSPIF
SS
SPICLK
(CPOL = 0)
(input)
SPICLK
(CPOL = 1)
(input)
MISO
(output)
MOSI
(input)
Table 14.
Dynamic characteristics, ISP entry mode
VDD = 2.4 V to 5.5 V, unless otherwise specified.
Tamb = −40 °Cto+85 °C for industrial applications, unless otherwise specified.
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
tVR
VDD active to RST active delay
time
pin P1.5/RST
50
-
-
μs
tRH
RST HIGH time
pin P1.5/RST
1-
32
μs
tRL
RST LOW time
pin P1.5/RST
1-
-
μs
Fig 23. ISP entry waveform
002aaa912
VDD
RST
tRL
tVR
tRH



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com