поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

MCP4728 датащи(PDF) 33 Page - Microchip Technology

номер детали MCP4728
подробное описание детали  12-Bit, Quad Digital-to-Analog Converter with EEPROM Memory
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  MICROCHIP [Microchip Technology]
домашняя страница  http://www.microchip.com
Logo MICROCHIP - Microchip Technology

MCP4728 датащи(HTML) 33 Page - Microchip Technology

Back Button MCP4728 Datasheet HTML 29Page - Microchip Technology MCP4728 Datasheet HTML 30Page - Microchip Technology MCP4728 Datasheet HTML 31Page - Microchip Technology MCP4728 Datasheet HTML 32Page - Microchip Technology MCP4728 Datasheet HTML 33Page - Microchip Technology MCP4728 Datasheet HTML 34Page - Microchip Technology MCP4728 Datasheet HTML 35Page - Microchip Technology MCP4728 Datasheet HTML 36Page - Microchip Technology MCP4728 Datasheet HTML 37Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 66 page
background image
© 2009 Microchip Technology Inc.
DS22187C-page 33
MCP4728
5.4.4
GENERAL CALL READ ADDRESS
BITS
This command is used to read the I2C address bits of
the device. If the second byte is “00001100” (0Ch), the
device will output its address bits stored in EEPROM
and register. This command uses the LDAC pin to
select the device of interest to read on the I2C bus. The
LDAC pin needs a logic transition from “High” to “Low”
during the negative pulse of the 8th clock of the second
byte, and stays “Low” until the end of the 3rd byte. The
maximum clock rate for this command is 400 kHz.
FIGURE 5-6:
General Call Read I2C Address.
ACK
(MCP4728)
Restart
(General Call Address)
1st Byte
2nd Byte
Address Bits
in
Address Bits
in Input
Note 3
(Notes 1, 2, 3)
LDAC Pin
4th Byte
ACK (Master)
Start
3rd Byte
Note 3
ACK Clock
Clock Pulse
LDAC Pin
2nd Byte
3rd Byte
4th Byte
Note 2 (a)
ACK Clock
Note 2(b)
Stay “Low” until the end of the 3rd Byte
Note 2(b, c)
Restart Clock
(CLK Line)
Reading Address Bits
Reading Address Bits
Stop
6
7
8
9
Sr
1
2
3
4
5
6
7
8
9
1
2
3
Note 1: Clock Pulse and LDAC Transition Details.
2:
LDAC pin events at the 2nd and 3rd bytes.
a.
Keep LDAC pin “High” until the end of the positive pulse of the 8th clock of the
2nd byte.
b.
LDAC pin makes a transition from “High” to “Low” during the negative pulse of
the 8th clock of the 2nd byte (just before the rising edge of the 9th clock) and
stays “Low” until the rising edge of clock 9 of the 3rd byte.
c.
The MCP4728 device does not acknowledge the 3rd byte if the conditions (a)
and (b) are not met.
3: LDAC pin resumes its normal function after “Stop” bit.
S 0 0 00000 0 A 000 01100 A Sr 1100 X X X 1 A A2 A1 A0 1 A2 A1 A0 0 A P
Restart Byte
EEPROM
Register
Clock and LDAC Transition Details:



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com