поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

HD6432351 датащи(PDF) 168 Page - Renesas Technology Corp

номер детали HD6432351
подробное описание детали  16-Bit Single-Chip Microcomputer
PDF  1025 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD6432351 датащи(HTML) 168 Page - Renesas Technology Corp

Back Button HD6432351 Datasheet HTML 164Page - Renesas Technology Corp HD6432351 Datasheet HTML 165Page - Renesas Technology Corp HD6432351 Datasheet HTML 166Page - Renesas Technology Corp HD6432351 Datasheet HTML 167Page - Renesas Technology Corp HD6432351 Datasheet HTML 168Page - Renesas Technology Corp HD6432351 Datasheet HTML 169Page - Renesas Technology Corp HD6432351 Datasheet HTML 170Page - Renesas Technology Corp HD6432351 Datasheet HTML 171Page - Renesas Technology Corp HD6432351 Datasheet HTML 172Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 168 / 1025 page
background image
Section 6 Bus Controller
Rev. 3.00 Sep 15, 2006 page 134 of 988
REJ09B0330-0300
6.2.5
Bus Control Register L (BCRL)
7
BRLE
0
R/W
6
BREQOE
0
R/W
5
—
1
R/W
4
LCASS
1
R/W
3
DDS
1
R/W
0
WAITE
0
R/W
2
—
1
R/W
1
WDBE
0
R/W
Bit
Initial value
R/W
:
:
:
BCRL is an 8-bit readable/writable register that performs selection of the external bus-released
state protocol, the LCAS signal, DMAC single address transfer, enabling or disabling of the write
data buffer function, and enabling or disabling of
WAIT pin input.
BCRL is initialized to H'3C by a power-on reset and in hardware standby mode. It is not
initialized by a manual reset or in software standby mode.
Bit 7—Bus Release Enable (BRLE): Enables or disables external bus release.
Bit 7
BRLE
Description
0
External bus release is disabled.
BREQ, BACK, and BREQO can be used as I/O ports.
(Initial value)
1
External bus release is enabled.
Bit 6—BREQO Pin Enable (BREQOE): Outputs a signal that requests the external bus master
to drop the bus request signal (
BREQ) in the external bus release state, when an internal bus
master performs an external space access, or when a refresh request is generated.
Bit 6
BREQOE
Description
0
BREQO output disabled. BREQO can be used as I/O port.
(Initial value)
1
BREQO output enabled.
Bit 5—Reserved: Only 1 should be written to this bit.
Bit 4—LCAS Select (LCASS): Write 0 to this bit when using the DRAM interface.
LCAS pin used for 2-CAS type DRAM interface LCAS signal. BREQO output and WAIT input
cannot be used when
LCAS signal is used.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com