поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

HD6432351 датащи(PDF) 15 Page - Renesas Technology Corp

номер детали HD6432351
подробное описание детали  16-Bit Single-Chip Microcomputer
PDF  1025 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD6432351 датащи(HTML) 15 Page - Renesas Technology Corp

Back Button HD6432351 Datasheet HTML 11Page - Renesas Technology Corp HD6432351 Datasheet HTML 12Page - Renesas Technology Corp HD6432351 Datasheet HTML 13Page - Renesas Technology Corp HD6432351 Datasheet HTML 14Page - Renesas Technology Corp HD6432351 Datasheet HTML 15Page - Renesas Technology Corp HD6432351 Datasheet HTML 16Page - Renesas Technology Corp HD6432351 Datasheet HTML 17Page - Renesas Technology Corp HD6432351 Datasheet HTML 18Page - Renesas Technology Corp HD6432351 Datasheet HTML 19Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 1025 page
background image
Rev. 3.00 Sep 15, 2006 page xv of xxxiv
Item
Page
Revision (See Manual for Details)
B.1 Addresses
812
Table amended
Address
(low)
Register
Name
H'FF70
PAPCR*
2
H'FF71
PBPCR*
2
H'FF72
PCPCR*
2
H'FF73
PDPCR*
2
H'FF74
PEPCR*
2
H'FF76
P3ODR*
2
H'FF77
PAODR*
2
813
Table amended
Address
(low)
Register
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
H'FF98
ADCSR
ADF
ADIE
ADST
SCAN
CKS
CH2
CH1
CH0
B.2 Functions
821
Figure amended
TIOR3L H'FE83 TPU3
0
1
TGR3D I/O Control
0
1
0
1
0
1
0
1
0
1
*
0
1
0
1
0
1
0
1
0
1
*
*
Notes:
Note: When TGRC or TGRD is designated for buffer operation, this setting is invalid and the register operates as a buffer register.
TGR3D
is output
compare
register
Output disabled
0 output at compare match
1 output at compare match
Toggle output at compare match
Initial output is 0
output
Output disabled
0 output at compare match
1 output at compare match
Toggle output at compare match
Initial output is 1
output
Input capture at rising edge
Input capture at falling edge
Input capture at both edges
Capture input
source is
TIOCD3 pin
TGR3D
is input
capture
register*2
Capture input
source is channel
4/count clock
Input capture at TCNT4 count-up/
count-down*1
1. When bits TPSC2 to TPSC0 in TCR4 are set to B'000 and
φ/1 is used as the TCNT4 count clock,
this setting is invalid and input capture is not generated.
2. When the BFB bit in TMDR3 is set to 1 and TGR3D is used as a buffer register, this setting is invalid
and input capture/output compare is not generated.
Legend: *: Don’t care
842
Figure amended
ABWCR H'FED0 Bus Controller
7
ABW7
1
R/W
Bit
Modes 1 to 3, 5 to 7
Initial value
R/W
:
:
:



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com