HD6432351 datasheet(130/1025 Pages) RENESAS

130 / 1025 page

Section 5 Interrupt Controller

Rev. 3.00 Sep 15, 2006 page 96 of 988

REJ09B0330-0300

As shown in table 5.3, multiple interrupts are assigned to one IPR. Setting a value in the range

from H'0 to H'7 in the 3-bit groups of bits 6 to 4 and 2 to 0 sets the priority of the corresponding

interrupt. The lowest priority level, level 0, is assigned by setting H'0, and the highest priority

level, level 7, by setting H'7.

When interrupt requests are generated, the highest-priority interrupt according to the priority

levels set in the IPR registers is selected. This interrupt level is then compared with the interrupt

mask level set by the interrupt mask bits (I2 to I0) in the extend register (EXR) in the CPU, and if

the priority level of the interrupt is higher than the set mask level, an interrupt request is issued to

the CPU.

5.2.3

IRQ Enable Register (IER)

IRQ7E

R/W

IRQ6E

R/W

IRQ5E

R/W

IRQ4E

R/W

IRQ3E

R/W

IRQ0E

R/W

IRQ2E

R/W

IRQ1E

R/W

Bit

Initial value

R/W

IER is an 8-bit readable/writable register that controls enabling and disabling of interrupt requests

IRQ7 to IRQ0.

IER is initialized to H'00 by a reset and in hardware standby mode.

Bits 7 to 0—IRQ7 to IRQ0 Enable (IRQ7E to IRQ0E): These bits select whether IRQ7 to

IRQ0 are enabled or disabled.

Bit n

IRQnE

Description

IRQn interrupts disabled

(Initial value)

IRQn interrupts enabled

Note: n = 7 to 0

HD6432351 датащи(PDF) 130 Page - Renesas Technology Corp

HD6432351 датащи(HTML) 130 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL