поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

Preview PDF HTML

HD6432351 датащи(PDF) 128 Page - Renesas Technology Corp

номер детали HD6432351
подробное описание детали  16-Bit Single-Chip Microcomputer
PDF  1025 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

HD6432351 датащи(HTML) 128 Page - Renesas Technology Corp

Back Button HD6432351 Datasheet HTML 124Page - Renesas Technology Corp HD6432351 Datasheet HTML 125Page - Renesas Technology Corp HD6432351 Datasheet HTML 126Page - Renesas Technology Corp HD6432351 Datasheet HTML 127Page - Renesas Technology Corp HD6432351 Datasheet HTML 128Page - Renesas Technology Corp HD6432351 Datasheet HTML 129Page - Renesas Technology Corp HD6432351 Datasheet HTML 130Page - Renesas Technology Corp HD6432351 Datasheet HTML 131Page - Renesas Technology Corp HD6432351 Datasheet HTML 132Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 128 / 1025 page
background image
Section 5 Interrupt Controller
Rev. 3.00 Sep 15, 2006 page 94 of 988
REJ09B0330-0300
5.2
Register Descriptions
5.2.1
System Control Register (SYSCR)
7
—
0
R/W
6
—
0
—
5
INTM1
0
R/W
4
INTM0
0
R/W
3
NMIEG
0
R/W
0
RAME
1
R/W
2
—
0
—
1
—
0
R/W
Bit
Initial value
R/W
:
:
:
SYSCR is an 8-bit readable/writable register that selects the interrupt control mode, and the
detected edge for NMI.
Only bits 5 to 3 are described here; for details of the other bits, see section 3.2.2, System Control
Register (SYSCR).
SYSCR is initialized to H'01 by a reset and in hardware standby mode. It is not initialized in
software standby mode.
Bits 5 and 4—Interrupt Control Mode 1 and 0 (INTM1, INTM0): These bits select one of two
interrupt control modes for the interrupt controller.
Bit 5
INTM1
Bit 4
INTM0
Interrupt
Control Mode
Description
0
0
0
Interrupts are controlled by I bit
(Initial value)
1
—
Setting prohibited
1
0
2
Interrupts are controlled by bits I2 to I0, and IPR
1
—
Setting prohibited
Bit 3—NMI Edge Select (NMIEG): Selects the input edge for the NMI pin.
Bit 3
NMIEG
Description
0
Interrupt request generated at falling edge of NMI input
(Initial value)
1
Interrupt request generated at rising edge of NMI input



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com