| поискавой системы для электроныых деталей |
|
38K2 датащи(PDF) 99 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
38K2 датащи(HTML) 99 Page - Renesas Technology Corp |
|
99 / 358 page ![]() FUNCTIONAL DESCRIPTION Rev.2.00 Oct 15, 2006 page 80 of 130 38K2 Group REJ09B0338-0200 HARDWARE Fig. 116 Index01[low]; Structure of Transmit/Receive buffer register Fig. 117 Index02[low]; Structure of Memory channel operation mode register Fig. 118 Index03[low]; Structure of Memory address counter b7 b0 – RXBUF/ TXBUF – 0 Index =0116 : Transmit/Receive buffer register (RXBUF/TXBUF) [address 003416] Bit name Bit symbol At reset Function H/W S/W OO The data received from an external bus is written here at the rise timing of external write signal. The data transmitted to an external bus is written here at the timing of internal CPU write or memory write. The receive buffer register (RXBUF) contents can be read out by reading to this address with the CPU. The data which the CPU has written to this address is stored in the transmit buffer register (TXBUF). However, do not perform write operation with the CPU to this address if the memory channel direction control bits of memory channel operation mode register is “102” (transmit mode) and the memory channel status bits of EXB interrupt source register are “012” or “102” (memory channel being operating). W R b7 b0 MC_DIR [1:0] BURST b7:b3 – – – 0 0 – Index =0216 : Memory channel operation mode register (MCHMOD) [address 003416] 00000 Bit name Bit symbol At reset Function H/W S/W b1b0 0 0 : Operation disabled 0 1 : Receive mode 1 0 : Transmit mode 1 1 : Do not set. 0 : Cycle mode (each byte transfer according to assertion or negation) 1 : Burst mode (continuous transfer till the terminal count) Write “0” when writing. “0” is read when reading. O O O O O O –: State remaining Memory channel direction control bit Burst bit Not used W R b7 b0 IM_A [7:0] – 0 Index = 0316 : Memory address counter (MEMADL) [address 003416] Bit name Bit symbol At reset Function H/W S/W OO – Register to set the low-order address of memory channel operation beginning. This contents are increased each time one memory access ends. W R |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |