38K2 datasheet(85/358 Pages) RENESAS

85 / 358 page

FUNCTIONAL DESCRIPTION

Rev.2.00

Oct 15, 2006

page 66 of 130

38K2 Group

REJ09B0338-0200

HARDWARE

DSCONN1

DSPTEN1

DSSUSP1

DSDETE1

DSRSTO1

DSRSMO1

DSRMOD1

DSLSPD1

–

DP1 control register (DP1CON) [address 002C16]

Bit name

Bit symbol

At reset

Function

H/W

S/W

Downstream port 1 connect bit

Downstream port 1 enable bit

Downstream port 1 suspend bit

Downstream port 1 connect-

state detection enable bit

Downstream port 1 SE0 signal

transmit bit

Downstream port 1 resume

signal transmit bit

Downstream port 1 bus-state

read mode control bit

Downstream port 1 USB transfer

0 : Disconnect ; PTCON1 interrupt enabled

1 : Connect ; PTDIS1 interrupt enabled

0 : Downstream port 1 disabled

1 : Downstream port 1 enabled ; This bit is cleared when

an interrupt of PTDIS1 or PTERR1 is generated.

0 : No port suspended

1 : Port suspended; This bit is cleared when an interrupt

of PTDIS1 or PTRSM1 is generated.

0 : Connect/disconnect-state detection disabled ; PTCON1

and PTDIS1 interrupts disabled

1 : Connect/disconnect-state detection enabled ; This bit

is cleared when an interrupt of PTCON1, PTDIS1 or

PTERR1 is generated.

0 : Being not output

1 : SE0 signal being output

0 : Being not output

1 : K-signal being output ; When writing “0”, a low-speed

EOP is output and then a transition to being not

output occurs.

0 : Mode where a downstream port 1 bus-state is read,

using RD signal

1 : Mode where a downstream port 1 bus-state is read,

using EOF2 signal (internal signal)

0 : Full-speed mode (12MHz)

1 : Low-speed mode (1.5 MHz)

–: State remaining

Fig. 97 Structure of DP1 control register

D1MINUS

D1PLUS

b7:b2

DP1 status register (DP1STS) [address 002D16]

Bit name

Bit symbol

At reset

Function

H/W

S/W

–: State remaining

D1- signal bit

D1+ signal bit

Not used

In-

definite

In-

definite

–

In-

definite

In-

definite

–

In DSRMOD1 = “0”, a downstream port 1 bus-state is

read, using RD signal.

In DSRMOD1 = “1”, a downstream port 1 bus-state is

read, using EOF2 signal (internal signal).

In DSRMOD1 = “0”, a downstream port 1 bus-state is

read, using RD signal.

In DSRMOD1 = “1”, a downstream port 1 bus-state is

read, using EOF2 signal (internal signal).

Write “0” when writing.

“0” is read when reading.

Fig. 98 Structure of DP1 status register

38K2 датащи(PDF) 85 Page - Renesas Technology Corp

38K2 датащи(HTML) 85 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL