поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

38K2 датащи(PDF) 8 Page - Renesas Technology Corp

номер детали 38K2
подробное описание детали  RENESAS 8-BIT SINGLE-CHIP MICROCOMPUTER 740 FAMILY / 38000 SERIES
PDF  358 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  RENESAS [Renesas Technology Corp]
домашняя страница  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

38K2 датащи(HTML) 8 Page - Renesas Technology Corp

Back Button 38K2 Datasheet HTML 4Page - Renesas Technology Corp 38K2 Datasheet HTML 5Page - Renesas Technology Corp 38K2 Datasheet HTML 6Page - Renesas Technology Corp 38K2 Datasheet HTML 7Page - Renesas Technology Corp 38K2 Datasheet HTML 8Page - Renesas Technology Corp 38K2 Datasheet HTML 9Page - Renesas Technology Corp 38K2 Datasheet HTML 10Page - Renesas Technology Corp 38K2 Datasheet HTML 11Page - Renesas Technology Corp 38K2 Datasheet HTML 12Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 358 page
background image
Rev.2.00
Oct 15, 2006
page 4 of 14
38K2 Group
REJ09B0338-0200
List of figures
CHAPTER 1 HARDWARE
Fig. 1 Pin configuration of 38K2 group ........................................................................................ 2
Fig. 2 Functional block diagram .................................................................................................... 3
Fig. 3 Part numbering ..................................................................................................................... 5
Fig. 4 Memory expansion plan ...................................................................................................... 6
Fig. 5 740 Family CPU register structure .................................................................................... 7
Fig. 6 Register push and pop at interrupt generation and subroutine call ............................. 8
Fig. 7 Structure of CPU mode register ...................................................................................... 10
Fig. 8 Memory map diagram ........................................................................................................ 11
Fig. 9 Memory map of special function register (SFR) ............................................................ 12
Fig. 10 Port block diagram (1) .................................................................................................... 14
Fig. 11 Port block diagram (2) .................................................................................................... 15
Fig. 12 Structure of port I/O-related registers ........................................................................... 16
Fig. 13 Interrupt control ................................................................................................................ 18
Fig. 14 Structure of interrupt-related registers .......................................................................... 18
Fig. 15 Connection example when using key input interrupt and port P0 block diagram .. 19
Fig. 16 Structure of timer X mode register ............................................................................... 20
Fig. 17 Timer block diagram ........................................................................................................ 21
Fig. 18 Block diagram of clock synchronous serial I/O ........................................................... 22
Fig. 19 Operation of clock synchronous serial I/O function .................................................... 22
Fig. 20 Block diagram of UART serial I/O ................................................................................. 23
Fig. 21 Operation of UART serial I/O function .......................................................................... 23
Fig. 22 Structure of serial I/O control registers ........................................................................ 25
Fig. 23 USB function overview .................................................................................................... 26
Fig. 24 USB Function Control Circuit (USBFCC) block diagram ............................................ 27
Fig. 25
USB port external circuit (D0+, D0-, USBVREF, TrON) block diagram (4.0V
≤ VCC
≤ 5.25V) ........................................................................................................................... 28
Fig. 26
USB port external circuit (D0+, D0-, USBVREF, TrON) block diagram (3.0V
≤ VCC
≤ 4.0V) ............................................................................................................................. 28
Fig. 27 Example setting of buffer area beginning address ..................................................... 29
Fig. 28 Examples of interrupt source dependant buffer area offset address ....................... 29
Fig. 29 USB device interrupt control .......................................................................................... 31
Fig. 30 USB related registers ...................................................................................................... 32
Fig. 31 Structure of USB control register .................................................................................. 33
Fig. 32 Structure of USB function/HUB enable register .......................................................... 33
Fig. 33 Structure of USB function address register ................................................................. 34
Fig. 34 Structure of USB HUB address register ....................................................................... 34
Fig. 35 Structure of Frame number register Low ..................................................................... 34
Fig. 36 Structure of Frame number register High .................................................................... 34
Fig. 37 Structure of USB interrupt source enable register ...................................................... 35
Fig. 38 Structure of USB interrupt source register ................................................................... 36
Fig. 39 Structure of Endpoint index register ............................................................................. 37
Fig. 40 Structure of EP00 stage register ................................................................................... 38
Fig. 41 Structure of EP00 control register 1 ............................................................................. 38
Fig. 42 Structure of EP00 control register 2 ............................................................................. 38
Fig. 43 Structure of EP00 control register 3 ............................................................................. 39
List of figures



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com