M16CSLASH29 datasheet(231/499 Pages) RENESAS

231 / 499 page

14. Serial I/O

page 207

Table 14.16 Registers to Be Used and Settings in Special Mode 2

Bit

Function

U2TB(1)

0 to 7

Set transmission data

U2RB(1)

0 to 7

Reception data can be read

OER

Overrun error flag

U2BRG

0 to 7

Set bit rate

U2MR(1)

SMD2 to SMD0

Set to 0012

CKDIR

Set this bit to 0 for master mode or 1 for slave mode

IOPOL

Set to 0

U2C0

CLK1, CLK0

Select the count source for the U2BRG register

CRS

Invalid because CRD is set to 1

TXEPT

Transmit register empty flag

CRD

Set to 1

NCH

Select TxD2 pin output format

CKPOL

Clock phases can be set in combination with the CKPH bit in the U2SMR3 register

UFORM

Select the LSB first or MSB first

U2C1

Set this bit to 1 to enable transmission

Transmit buffer empty flag

Set this bit to 1 to enable reception

Reception complete flag

U2IRS

Select UART2 transmit interrupt cause

U2RRM,

Set to 0

U2LCH, U2ERE

U2SMR

0 to 7

Set to 0

U2SMR2

0 to 7

Set to 0

U2SMR3

CKPH

Clock phases can be set in combination with the CKPOL bit in the U2C0 register

NODC

Set to 0

0, 2, 4 to 7

Set to 0

U2SMR4

0 to 7

Set to 0

NOTE:

1.Not all bits in the registers are described above. Set those bits to 0 when writing to the registers in Special Mode 2.

Figure 14.26 Serial Bus Communication Control Example (UART2)

P13

P12

P70(TxD2)

P72(CLK2)

P71(RxD2)

P93

P70(TxD2)

P72(CLK2)

P71(RxD2)

P93

P70(TxD2)

P72(CLK2)

P71(RxD2)

MCU

(Master)

MCU

(Slave)

MCU

(Slave)

M16C/29 датащи(PDF) 231 Page - Renesas Technology Corp

M16C/29 датащи(HTML) 231 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL