PSD813F1 datasheet(15/120 Pages) STMICROELECTRONICS

15 / 120 page

Preliminary

PSD813F1-A

Pin Name Pin* Type

Description

CNTL2

This port can be used to input the PSEN (Program Select

Enable) signal from any MCU that uses this signal for code

exclusively. If your MCU does not output a Program Select

Enable signal, this port can be used as a generic input. This

port is connected to the PLDs.

Reset

Active low reset input. Resets I/O Ports, PLD Micro

⇔Cells

and some of the configuration registers. Must be active at

power up.

PA0

I/O

These pins make up Port A. These port pins are configurable

PA1

and can have the following functions:

PA2

1. MCU I/O — write to or read from a standard output or

PA3

input port.

PA4

2. CPLD Micro

⇔Cell (McellAB0-7) outputs.

PA5

3. Inputs to the PLDs.

PA6

4. Latched address outputs (see Table 6).

PA7

5. Address inputs. For example, PA0-3 could be used for

A[0:3] when using an 80C51XA in burst mode.

6. As the data bus inputs D[0:7] for non-multiplexed

address/data bus MCUs.

7. D0/A16-D3/A19 in M37702M2 mode.

8. Peripheral I/O mode.

Note: PA0-3 can only output CMOS signals with an option

for high slew rate. However, PA4-7 can be configured as

CMOS or Open Drain Outputs.

PB0

I/O

These pins make up Port B. These port pins are configurable

PB1

and can have the following functions:

PB2

1. MCU I/O — write to or read from a standard output or

PB3

input port.

PB4

2. CPLD Micro

⇔Cell (McellAB0-7 or McellBC0-7) outputs.

PB5

3. Inputs to the PLDs.

PB6

4. Latched address outputs (see Table 6).

PB7

Note: PB0-3 can only output CMOS signals with an option

for high slew rate. However, PB4-7 can be configured as

CMOS or Open Drain Outputs.

PC0

I/O

PC0 pin of Port C. This port pin can be configured to have

the following functions:

1. MCU I/O — write to or read from a standard output or

input port.

2. CPLD Micro

⇔Cell (McellBC0) output.

3. Input to the PLDs.

4. TMS Input** for the JTAG Interface.

This pin can be configured as a CMOS or Open Drain output.

PC1

I/O

PC1 pin of Port C. This port pin can be configured to have

the following functions:

1. MCU I/O — write to or read from a standard output or

input port.

2. CPLD Micro

⇔Cell (McellBC1) output.

3. Input to the PLDs.

4. TCK Input** for the JTAG Interface.

This pin can be configured as a CMOS or Open Drain output.

Table 5.

PSD813F1

Descriptions

(cont.)

PSD813F1 датащи(PDF) 15 Page - STMicroelectronics

PSD813F1 датащи(HTML) 15 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL