поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

PSD813F1 датащи(PDF) 96 Page - STMicroelectronics

номер детали PSD813F1
подробное описание детали  Flash In-System Programmable ISP Peripherals For 8-bit MCUs
PDF  120 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

PSD813F1 датащи(HTML) 96 Page - STMicroelectronics

Back Button PSD813F1 Datasheet HTML 92Page - STMicroelectronics PSD813F1 Datasheet HTML 93Page - STMicroelectronics PSD813F1 Datasheet HTML 94Page - STMicroelectronics PSD813F1 Datasheet HTML 95Page - STMicroelectronics PSD813F1 Datasheet HTML 96Page - STMicroelectronics PSD813F1 Datasheet HTML 97Page - STMicroelectronics PSD813F1 Datasheet HTML 98Page - STMicroelectronics PSD813F1 Datasheet HTML 99Page - STMicroelectronics PSD813F1 Datasheet HTML 100Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 96 / 120 page
background image
PSD813F1-A
Preliminary
92
PSD813F1V AC/DC Parameters – CPLD Timing Parameters
(3.0 V to 3.6 V Versions)
-15
-20
Slew
PT
TURBO
Rate
Symbol
Parameter
Conditions
Min
Max
Min
Max
Aloc
OFF
*
(Note 1)
Unit
CPLD Input Pin/Feedback to
tPD
CPLD Combinatorial Output
48
55
Add 4 Add 20 Sub 6
ns
tEA
CPLD Input to CPLD Output
Enable
43
50
Add 20 Sub 6
ns
tER
CPLD Input to CPLD Output
Disable
43
50
Add 20 Sub 6
ns
tARP
CPLD Register Clear or
Preset Delay
48
55
Add 20 Sub 6
ns
tARPW
CPLD Register Clear or
30
35
Add 20
ns
Preset Pulse Width
tARD
CPLD Array Delay
Any Micro
⇔Cell
29
33
Add 4
ns
CPLD Combinatorial Timing (3.0 V to 3.6 V Versions)
-15
-20
Slew
PT
TURBO
Rate
Symbol
Parameter
Conditions
Min
Max
Min
Max
Aloc
OFF
*
(Note 1)
Unit
Maximum Frequency
External Feedback
1/(tS +t CO)
17.8
14.7
MHz
Maximum Frequency
fMAX
Internal Feedback ( fCNT)
1/(tS +t CO–10)
19.6
17.2
MHz
Maximum Frequency
Pipelined Data
1/(tCH +t CL)
33.3
31.2
MHz
tS
Input Setup Time
27
35
Add 4 Add 20
ns
tH
Input Hold Time
0
0
ns
tCH
Clock High Time
Clock Input
15
16
ns
tCL
Clock Low Time
Clock Input
15
16
ns
tCO
Clock to Output Delay
Clock Input
35
39
Sub 6
ns
tARD
CPLD Array Delay
Any Micro
⇔Cell
29
33
Add 4
ns
tMIN
Minimum Clock Period
tCH +t CL(Note 2)
29
32
ns
CPLD Micro
⇔Cell Synchronous Clock Mode Timing (3.0 V to 3.6 V Versions)
NOTES: 1. Fast Slew Rate output available on PA[3:0], PB[3:0], and PD[2:0].
2. CLKIN tCLCL = tCH + tCL.
*ZPSD versions only.
NOTE: 1. Fast Slew Rate output available on PA[3:0], PB[3:0], and PD[2:0].
*ZPSD versions only.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com