TMS320DM643 datasheet(91/162 Pages) TI

91 / 162 page

www.ti.com

AECLKOUTx

ACEx

ABE[7:0]

AEA[22:3]

AED[63:0]

AARE/ASDCAS/ASADS/ASRE(C)

AAOE/ASDRAS/ASOE(C)

AAWE/ASDWE/ASWE(C)

BE1

BE2

BE3

BE4

BE1

BE2

BE3

BE4

EA1

EA2

EA4

READ latency = 2

EA3

The read latency and the length of ACEx assertion are programmable via the SYNCRL and CEEXT fields, respectively, in the EMIFA CE

Space Secondary Control register (CExSEC). In this figure, SYNCRL = 2 and CEEXT = 0.

The following parameters are programmable via the EMIF CE Space Secondary Control register (CExSEC):

− Read latency (SYNCRL): 0-, 1-, 2-, or 3-cycle read latency

− Write latency (SYNCWL): 0-, 1-, 2-, or 3-cycle write latency

− ACEx assertion length (CEEXT): For standard SBSRAM or ZBT SRAM interface, ACEx goes inactive after the final command has been

issued (CEEXT = 0). For synchronous FIFO interface with glue, ACEx is active when ASOE is active (CEEXT = 1).

− Function of ASADS/ASRE (RENEN): For standard SBSRAM or ZBT SRAM interface, ASADS/ASRE acts as ASADS with deselect cycles

(RENEN = 0). For FIFO interface, ASADS/ASRE acts as ASRE with NO deselect cycles (RENEN = 1).

− Synchronization clock (SNCCLK): Synchronized to AECLKOUT1 or AECLKOUT2

AARE/ASDCAS/ASADS/ASRE, AAOE/ASDRAS/ASOE, and AAWE/ASDWE/ASWE operate as ASADS/ASRE, ASOE, and ASWE, respectively,

during programmable synchronous interface accesses.

TMS320DM643

Video/Imaging Fixed-Point Digital Signal Processor

SPRS269C – FEBRUARY 2005 – REVISED JANUARY 2007

Figure 5-21. Programmable Synchronous Interface Read Timing for EMIFA (With Read Latency = 2) (A)(B)

Submit Documentation Feedback

DM643 Peripheral Information and Electrical Specifications

TMS320DM643 датащи(PDF) 91 Page - Texas Instruments