| поискавой системы для электроныых деталей |
|
TMS320DM643 датащи(PDF) 87 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TMS320DM643 датащи(HTML) 87 Page - Texas Instruments |
|
87 / 162 page ![]() www.ti.com 5.8.2 EMIF Peripheral Register Description(s) 5.8.3 EMIF Electrical Data/Timing TMS320DM643 Video/Imaging Fixed-Point Digital Signal Processor SPRS269C – FEBRUARY 2005 – REVISED JANUARY 2007 Table 5-20. EMIFA Registers HEX ADDRESS RANGE ACRONYM REGISTER NAME COMMENTS 0180 0000 GBLCTL EMIFA global control 0180 0004 CECTL1 EMIFA CE1 space control 0180 0008 CECTL0 EMIFA CE0 space control 0180 000C – Reserved 0180 0010 CECTL2 EMIFA CE2 space control 0180 0014 CECTL3 EMIFA CE3 space control 0180 0018 SDCTL EMIFA SDRAM control 0180 001C SDTIM EMIFA SDRAM refresh control 0180 0020 SDEXT EMIFA SDRAM extension 0180 0024 – 0180 003C – Reserved 0180 0040 PDTCTL Peripheral device transfer (PDT) control 0180 0044 CESEC1 EMIFA CE1 space secondary control 0180 0048 CESEC0 EMIFA CE0 space secondary control 0180 004C – Reserved 0180 0050 CESEC2 EMIFA CE2 space secondary control 0180 0054 CESEC3 EMIFA CE3 space secondary control 0180 0058 – 0183 FFFF – Reserved 5.8.3.1 Asynchronous Memory Timing Table 5-21. Timing Requirements for Asynchronous Memory Cycles for EMIFA Module (1) (2) (see Figure 5-19 and Figure 5-20) –500 –600 NO. UNIT MIN MAX 3 tsu(EDV-AREH) Setup time, AEDx valid before AARE high 6.5 ns 4 th(AREH-EDV) Hold time, AEDx valid after AARE high 1 ns 6 tsu(ARDY-EKO1H) Setup time, AARDY valid before AECLKOUTx high 3 ns 7 th(EKO1H-ARDY) Hold time, AARDY valid after AECLKOUTx high 2.5 ns (1) To ensure data setup time, simply program the strobe width wide enough. AARDY is internally synchronized. The AARDY signal is only recognized two cycles before the end of the programmed strobe time and while AARDY is low, the strobe time is extended cycle-by-cycle. When AARDY is recognized low, the end of the strobe time is two cycles after AARDY is recognized high. To use AARDY as an asynchronous input, the pulse width of the AARDY signal should be wide enough (e.g., pulse width = 2E) to ensure setup and hold time is met. (2) RS = Read setup, RST = Read strobe, RH = Read hold, WS = Write setup, WST = Write strobe, WH = Write hold. These parameters are programmed via the EMIF CE space control registers. Submit Documentation Feedback DM643 Peripheral Information and Electrical Specifications 87 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |