поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

DM505LRBABF датащи(PDF) 5 Page - Texas Instruments

номер детали DM505LRBABF
подробное описание детали  DM505 SoC for Vision Analytics 15mm Package (ABF) Silicon Revision 2.0
PDF  295 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  TI2 [Texas Instruments]
домашняя страница  https://www.ti.com
Logo TI2 - Texas Instruments

DM505LRBABF датащи(HTML) 5 Page - Texas Instruments

  DM505LRBABF Datasheet HTML 1Page - Texas Instruments DM505LRBABF Datasheet HTML 2Page - Texas Instruments DM505LRBABF Datasheet HTML 3Page - Texas Instruments DM505LRBABF Datasheet HTML 4Page - Texas Instruments DM505LRBABF Datasheet HTML 5Page - Texas Instruments DM505LRBABF Datasheet HTML 6Page - Texas Instruments DM505LRBABF Datasheet HTML 7Page - Texas Instruments DM505LRBABF Datasheet HTML 8Page - Texas Instruments DM505LRBABF Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 295 page
background image
5
DM505
www.ti.com
SPRS976E – NOVEMBER 2016 – REVISED MAY 2018
Submit Documentation Feedback
Revision History
Copyright © 2016–2018, Texas Instruments Incorporated
2
Revision History
Changes from July 31, 2017 to May 5, 2018 (from D Revision (July 2017) to E Revision)
Page
Updated “ARM“ references to “Arm” in Section 1.1, Features
.................................................................. 1
Updated “ARM“ references to “Arm” in Table 3-1, Device Comparison
....................................................... 6
Added clarification notes to Section 4.2, Pin Attributes
......................................................................... 8
Updated I/O VOLTAGE VALUE column in Table 4-1, Pin Attributes to include 1.2V to all ddr signals
................. 10
Removed MUX16 option in Table 4-1, Pin Attributes
.......................................................................... 10
Updated some GPMC ball reset release muxmode values in Table 4-1, Pin Attributes
.................................. 10
Removed balls from Table 4-16, McASP Signal Descriptions
................................................................ 52
Updated “ARM“ references to “Arm” in Table 4-26, INTC Signal Descriptions
............................................. 61
Added missing balls in Table 4-29, Unused Balls Specific Connection Requirements
.................................... 75
Added recommended and absolute maximum voltage values for vdds_ddr* power pins when LPDDR2 and
DDR2 are used
...................................................................................................................... 77
Updated Table 5-5, Maximum Supported Frequency
......................................................................... 82
Removed voltage high level limits from Table 5-11, LVCMOS CSI2 DC Electrical Characteristics
...................... 94
Added references to notes under Table 5-11, LVCMOS CSI2 DC Electrical Characteristics
............................. 94
Updated Section 5.9.1, Timing Parameters and Information
.................................................................. 99
Updated power down sequencing
............................................................................................... 102
Updated Output Clocks section
.................................................................................................. 112
Updated DPLL CLKOUT output frequency in Table 5-26, DPLL Characteristics
......................................... 114
Updated McSPI and QSPI timing figures
....................................................................................... 150
Updated Phase polarity in all QSPI timing figures
............................................................................. 156
Added qspi1_cs1 to all QSPI IOSETs in Table 5-51, QSPI IOSETs
....................................................... 158
Added Table 5-59, McASP2 IOSETs
........................................................................................... 165
Added CAN delay time receive and transmit parameters in relation to the shift registers
............................... 167
Updated "ARM" references to "Arm" Table 5-82, Switching Characteristics Over Recommended Operating
Conditions for IEEE 1149.1 JTAG With RTCK
................................................................................ 178
Updated “ARM“ references to “Arm” in Section 6, Detailed Description
.................................................... 180
Added Section 7.3.7, Loss of Input Power Event
............................................................................. 228
Added new parameter in Table 7-11, Length Mismatch Guidelines for CSI-2 (1.5 Gbps)
.............................. 237
Updated “ARM“ references to “Arm” in the Trademarks List
................................................................. 287



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com