поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

STM32H533CE датащи(PDF) 52 Page - STMicroelectronics

номер детали STM32H533CE
подробное описание детали  Arm® Cortex®-M33 32-bit MCUTrustZone® FPU, 375 DMIPS 250 MHz, 512-Kbyte flash, 272-Kbyte RAM, cryptography
PDF  231 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32H533CE датащи(HTML) 52 Page - STMicroelectronics

Back Button STM32H533CE Datasheet HTML 48Page - STMicroelectronics STM32H533CE Datasheet HTML 49Page - STMicroelectronics STM32H533CE Datasheet HTML 50Page - STMicroelectronics STM32H533CE Datasheet HTML 51Page - STMicroelectronics STM32H533CE Datasheet HTML 52Page - STMicroelectronics STM32H533CE Datasheet HTML 53Page - STMicroelectronics STM32H533CE Datasheet HTML 54Page - STMicroelectronics STM32H533CE Datasheet HTML 55Page - STMicroelectronics STM32H533CE Datasheet HTML 56Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 231 page
background image
Functional overview
STM32H533xx
52/231
DS14539 Rev 1
3.37
Universal synchronous/asynchronous receiver transmitter
(USART/UART) and low-power universal asynchronous
receiver transmitter (LPUART)
The devices have four embedded universal synchronous receiver transmitters
(USART1/USART2/USART3/USART6), two universal asynchronous receiver transmitters
(UART4/UART5), and one low-power universal asynchronous receiver transmitter
(LPUART1).
Table 9. I3C peripheral controller/target features versus MIPI v1.1
Feature
MIPI
v1.1
When
controller
When
target
Comments
I3C SDR message
X
X
X
-
Legacy I2C message (Fm/Fm+)
X
X
-
Mandatory when controller, and the I3C bus is
mixed with (external) legacy I2C target(s).
Optional in MIPI v1.1 when target.
HDR DDR message
X
-
-
Optional in MIPI v1.1
HDR-TSL/TSP, HDR-BT
X
-
-
Dynamic address assignment
X
X
X
-
Static address
X
X
-
No (intended) support of I3C peripheral as a
target on an I2C bus.
Grouped addressing
X
X
-
Optional in MIPI v1.1
CCCs
X
X
X
Mandatory and some optional CCCs supported.
Error detection and recovery
X
X
X
-
In-band interrupt (with MDB)
X
X
X
-
Secondary controller
X
X
X
-
Hot-join mechanism
X
X
X
-
Target reset
X
X
X
-
Synchronous timing control
X
X
-
Optional in MIPI v1.1
Asynchronous timing control 0
X
X
-
Asynchronous timing control 1, 2, 3
X
-
-
Device to device tunneling
X
X
-
Multi-lane data transfer
X
X
-
Monitoring device early termination
X
-
-
Table 10. USART, UART and LPUART features
Mode/feature(1)
USART
1/2/3/6
UART
4/5
LPUART
1
Hardware flow control for modem
X
X
X
Continuous communication using DMA
X
X
X



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com