MPC8280 datasheet(247/1386 Pages) FREESCALE

247 / 1386 page

External Signals

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

Freescale Semiconductor

6-5

IRQ3

DP[3]

CKSTP_OUT

EXT_BR3

Interrupt request 3—This input is one of the eight external lines that can request (by means of the

internal interrupt controller) a service routine from the core.

60x data parity 3—(Input/output) The 60x agent that drives the data bus drives also the data parity

signals. The value driven on data parity 3 pin should give odd parity (odd number of 1’s) on the

group of signals that includes data parity 3 and D[24–31].

Checkstop output—(Output) Assertion indicates that the core is in its checkstop mode.

External bus request 3—(Input) An external master should assert this pin to request 60x bus

ownership from the internal arbiter.

IRQ4

DP[4]

CORE_SRESET

EXT_BG3

Interrupt request 4—This input is one of the eight external lines that can request (by means of the

internal interrupt controller) a service routine from the core.

60x data parity 4—(Input/output) The 60x agent that drives the data bus drives also the data parity

signals. The value driven on data parity 4 pin should give odd parity (odd number of ‘1’s) on the

group of signals that includes data parity 4 and D[32–39].

Core system reset—(Input) Asserting this pin will force the core to branch to its reset vector.

External bus grant 3—(Output) The MPC8280 asserts this pin to grant 60x bus ownership to an

external bus master.

IRQ5

DP[5]

TBEN

EXT_DBG3

CINT

Interrupt request 5—This input is one of the eight external lines that can request (by means of the

internal interrupt controller) a service routine from the core.

60x data parity 5—(Input/output) The 60x agent that drives the data bus drives also the data parity

signals. The value driven on data parity 5 pin should give odd parity (odd number of ‘1’s) on the

group of signals that includes data parity 5 and D[40–47].

Time base enable—This is a count enable input to the Time Base counter in the core.

External data bus grant 3—(Output) The MPC8280 asserts this pin to grant 60x data bus

ownership to an external bus master.

Critical interrupt—Critical interrupt input to the core

IRQ6

DP[6]

CSE[0]

Interrupt request 6—This input is one of the eight external lines that can request (by means of the

internal interrupt controller) a service routine from the core.

60x data parity 6—(Input/output) The 60x agent that drives the data bus drives also the data parity

signals. The value driven on data parity 6 pin should give odd parity (odd number of ‘1’s) on the

group of signals that includes data parity 6 and D[48–55].

Cache set entry 0—The cache set entry outputs from the core represent the cache replacement

set element for the current core transaction reloading into or writing out of the cache.

IRQ7

DP[7]

CSE[1]

Interrupt request 7—This input is one of the eight external lines that can request (by means of the

internal interrupt controller) a service routine from the core.

60x data parity 7—(Input/output) The 60x master or slave that drives the data bus drives also the

data parity signals. The value driven on data parity 7 pin should give odd parity (odd number of

‘1’s) on the group of signals that includes data parity 7 and D[56–63].

Cache set entry 1—The cache set entry outputs from the core represent the cache replacement

set element for the current core transaction reloading into or writing out of the cache.

Table 6-1. External Signals (continued)

Signal

Description

MPC8280 датащи(PDF) 247 Page - Freescale Semiconductor, Inc

MPC8280 датащи(HTML) 247 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

датащи скачать

ссылки URL