 |
поискавой системы для электроныых деталей |
|
|
поискавой системы для электроныых деталей |
|
RT600 датащи(PDF) 62 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
RT600 датащи(HTML) 62 Page - NXP Semiconductors |
|
|
62 / 171 page  RT600 All information provided in this document is subject to legal disclaimers. © NXP Semiconductors B.V. 2024. All rights reserved. Product data sheet Rev. 2.2 — 25 January 2024 62 of 173 NXP Semiconductors RT600 Dual-core microcontroller with 32-bit Cortex-M33 and Xtensa HiFi4 Audio DSP CPUs 10.12.8 APB peripherals Table 13 provides details of the addresses for APB peripherals. APB peripherals have both secure and non-secure access possibilities, and are accessible by the HiFi 4 unless secured. [1] Reset, clock, and system control functions are separated into 2 groups to allow the possibility of securing group 0 while leaving group 1 unsecured. Table 13. APB peripherals memory map AHB port APB bridge Non-secure base address Secure base address Peripheral 12 0 0x4000 0000 0x5000 0000 RSTCTL0. Reset control group 0. [1] 0x4000 1000 0x5000 1000 CLKCTL0. Clock control group 0. [1] 0x4000 2000 0x5000 2000 SYSCTL0. System control group 0. [1] 0x4000 4000 0x5000 4000 IOCON. Pin function selection and pin control setup. 0x4000 6000 0x5000 6000 PUF. Physical unclonable function cryptographic key generation. 0x4000 E000 0x5000 E000 WWDT0 (Windowed watchdog timer 0). 0x4000 F000 0x5000 F000 Utick (Micro-tick timer). 1 0x4002 0000 0x5002 0000 RSTCTL1. Reset control group 1. [1] 0x4002 1000 0x5002 1000 CLKCTL1. Clock control group 1. [1] 0x4002 2000 0x5002 2000 SYSCTL1. System control group 1. [1] 0x4002 5000 0x5002 5000 GPIO pin interrupts (PINT). 0x4002 6000 0x5002 6000 Input multiplexing controls. 0x4002 8000 0x5002 8000 CT32B0 (standard counter/timer 0). 0x4002 9000 0x5002 9000 CT32B1 (standard counter/timer 1). 0x4002 A000 0x5002 A000 CT32B2 (standard counter/timer 2). 0x4002 B000 0x5002 B000 CT32B3 (standard counter/timer 3). 0x4002 C000 0x5002 C000 CT32B4 (standard counter/timer 4). 0x4002 D000 0x5002 D000 MRT (Multi-Rate Timer). 0x4002 E000 0x5002 E000 WWDT1 (Windowed watchdog timer 1). 0x4002 F000 0x5002 F000 Frequency measure unit. 0x4003 0000 0x5003 0000 RTC & Wake-up timer. 0x4003 6000 0x5003 6000 I3C interface. 0x4003 7000 0x5003 7000 Reserved. |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Russian ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
