поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

AT89LP2052 датащи(PDF) 48 Page - ATMEL Corporation

номер детали AT89LP2052
подробное описание детали  8-bit Microcontroller with 2/4-Kbyte Flash
PDF  90 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  ATMEL [ATMEL Corporation]
домашняя страница  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT89LP2052 датащи(HTML) 48 Page - ATMEL Corporation

Back Button AT89LP2052 Datasheet HTML 44Page - ATMEL Corporation AT89LP2052 Datasheet HTML 45Page - ATMEL Corporation AT89LP2052 Datasheet HTML 46Page - ATMEL Corporation AT89LP2052 Datasheet HTML 47Page - ATMEL Corporation AT89LP2052 Datasheet HTML 48Page - ATMEL Corporation AT89LP2052 Datasheet HTML 49Page - ATMEL Corporation AT89LP2052 Datasheet HTML 50Page - ATMEL Corporation AT89LP2052 Datasheet HTML 51Page - ATMEL Corporation AT89LP2052 Datasheet HTML 52Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 48 / 90 page
background image
48
3547F–MICRO–6/06
AT89LP2052/LP4052
20. Programmable Watchdog Timer
The programmable Watchdog Timer (WDT) protects the system from incorrect execution by trig-
gering a system reset when it times out after the software has failed to feed the timer prior to the
timer overflow. The WDT counts CPU clock cycles. The prescaler bits, PS0, PS1 and PS2 in
SFR WDTCON are used to set the period of the Watchdog Timer from 16K to 2048K clock
cycles. The WDT is disabled by Reset and during Power-down mode. When the WDT times out
without being serviced, an internal RST pulse is generated to reset the CPU. See Table 20-1 for
the available WDT period selections.
Note:
*The WDT time-out period is dependent on the system clock frequency.
The Watchdog Timer consists of a 14-bit timer with 7-bit programmable prescaler. Writing the
sequence 1EH/E1H to the WDTRST register enables the timer. When the WDT is enabled, the
WDTEN bit in WDTCON will be set to “1”. To prevent the WDT from generating a reset when if
overflows, the watchdog feed sequence must be written to WDTRST before the end of the time-
out period. To feed the watchdog, two write instructions must be sequentially executed success-
fully. Between the two write instructions, SFR reads are allowed, but writes are not allowed. The
instructions should move 1EH to the WDTRST register and then 1EH to the WDTRST register.
An incorrect feed or enable sequence will cause an immediate watchdog reset. The program
sequence to feed or enable the watchdog timer is as follows:
MOV WDTRST, #01Eh
MOV WDTRST, #0E1h
Table 20-1.
Watchdog Timer Time-out Period Selection
WDT Prescaler Bits
Period*
(Clock Cycles)
PS2
PS1
PS0
000
16K
001
32K
010
64K
011
128K
100
256K
101
512K
1
1
0
1024K
1
1
1
2048K



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com