AT89LP2052 datasheet(23/90 Pages) ATMEL

23 / 90 page

3547F–MICRO–6/06

AT89LP2052/LP4052

15.3

Mode 2

Mode 2 configures the Timer register as an 8-bit Counter (TL1) with automatic reload, as shown

in Figure 15-3. Overflow from TL1 not only sets TF1, but also reloads TL1 with the contents of

TH1, which is preset by software. The reload leaves TH1 unchanged. Mode 2 operation is the

same for Timer/Counter 0.

Figure 15-3. Timer/Counter 1 Mode 2: 8-bit Auto-Reload

15.4

Mode 3

Timer 1 in Mode 3 simply holds its count. The effect is the same as setting TR1 = 0. Timer 0 in

Mode 3 establishes TL0 and TH0 as two separate counters. The logic for Mode 3 on Timer 0 is

shown in Figure 15-4. TL0 uses the Timer 0 control bits: C/T, GATE, TR0, INT0, and TF0. TH0 is

locked into a timer function (counting machine cycles) and takes over the use of TR1 and TF1

from Timer 1. Thus, TH0 now controls the Timer 1 interrupt.

Mode 3 is for applications requiring an extra 8-bit timer or counter. With Timer 0 in Mode 3, the

AT89LP2052/LP4052 can appear to have three Timer/Counters. When Timer 0 is in Mode 3,

Timer 1 can be turned on and off by switching it out of and into its own Mode 3. In this case,

Timer 1 can still be used by the serial port as a baud rate generator or in any application not

requiring an interrupt.

Figure 15-4. Timer/Counter 0 Mode 3: Two 8-bit Counters

OSC

T1 Pin

TR1

GATE

TF1

TL1

(8 Bits)

TH1

(8 Bits)

Control

Reload

Interrupt

INT0 Pin

C/T = 0

C/T = 1

Control

Interrupt

Control

Interrupt

(8 Bits)

C/T = 0

C/T =1

T0 Pin

GATE

INT0 Pin

AT89LP2052 датащи(PDF) 23 Page - ATMEL Corporation

AT89LP2052 датащи(HTML) 23 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

датащи скачать

ссылки URL