AT89LP2052 datasheet(14/90 Pages) ATMEL

14 / 90 page

3547F–MICRO–6/06

AT89LP2052/LP4052

The Timer 0 and Timer 1 Interrupts are generated by TF0 and TF1, which are set by a rollover in

their respective Timer/Counter registers (except for Timer 0 in Mode 3). When a timer interrupt is

generated, the on-chip hardware clears the flag that generated it when the service routine is

vectored to.

The Serial Port Interrupt is generated by the logic OR of RI and TI in SCON plus SPIF in SPSR.

None of these flags is cleared by hardware when the service routine is vectored to. In fact, the

service routine normally must determine whether RI, TI, or SPIF generated the interrupt, and the

bit must be cleared by software.

The CF bit in ACSR generates the Comparator Interrupt. The flag is not cleared by hardware

when the service routine is vectored to and must be cleared by software.

Most of the bits that generate interrupts can be set or cleared by software, with the same result

as though they had been set or cleared by hardware. That is, interrupts can be generated and

pending interrupts can be canceled in software. The exception is the SPI interrupt flag SPIF.

This flag is only set by hardware and may only be cleared by software.

13.1

Interrupt Response Time

The interrupt flags may be set by their hardware in any clock cycle. The interrupt controller polls

the flags in the last clock cycle of the instruction in progress. If one of the flags was set in the

preceding cycle, the polling cycle will find it and the interrupt system will generate an LCALL to

the appropriate service routine as the next instruction, provided that the interrupt is not blocked

by any of the following conditions: an interrupt of equal or higher priority level is already in

progress; the instruction in progress is RETI or any write to the IE, IP, or IPH registers. Either of

these conditions will block the generation of the LCALL to the interrupt service routine. The sec-

ond condition ensures that if the instruction in progress is RETI or any access to IE, IP or IPH,

then at least one more instruction will be executed before any interrupt is vectored to. The poll-

ing cycle is repeated at the last cycle of each instruction, and the values polled are the values

that were present at the previous clock cycle. If an active interrupt flag is not being serviced

because of one of the above conditions and is no longer active when the blocking condition is

removed, the denied interrupt will not be serviced. In other words, the fact that the interrupt flag

was once active but not serviced is not remembered. Every polling cycle is new.

If a request is active and conditions are met for it to be acknowledged, a hardware subroutine

call to the requested service routine will be the next instruction executed. The call itself takes

four cycles. Thus, a minimum of five complete clock cycles elapsed between activation of an

interrupt request and the beginning of execution of the first instruction of the service routine.

Table 13-1.

Interrupt Vector Addresses

Interrupt

Source

Vector Address

System Reset

RST or POR or BOD

0000H

External Interrupt 0

IE0

0003H

Timer 0 Overflow

TF0

000BH

External Interrupt 1

IE1

0013H

Timer 1 Overflow

TF1

001BH

Serial Port

RI or TI or SPIF

0023H

Reserved

–

002BH

Analog Comparator

0033H

AT89LP2052 датащи(PDF) 14 Page - ATMEL Corporation

AT89LP2052 датащи(HTML) 14 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

датащи скачать

ссылки URL