| поискавой системы для электроныых деталей |
|
AT25QL641 датащи(PDF) 25 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
AT25QL641 датащи(HTML) 25 Page - Renesas Technology Corp |
|
25 / 80 page ![]() DS-AT25QL641-130 Rev. G Page 25 Sep 14, 2022 © 2022 Renesas Electronics AT25QL641 Datasheet 8.6 Write Status Register (01h) The Write Status Register command is u s e d to write only t h e non-volatile Status Register-1 bit SRP0, and Status Register-2 bits QE and SRP1. All other Status Register bit locations are read-only and are not affected by the Write Status Register command. A Write Enable (06h) command must previously have been issued prior to setting Write Status Register Command (Status Register bit WEL must equal 1). Once the WEL bit is set, the command is entered by driving CS low, sending the command code, and then writing the status register data byte as illustrated in Figure 10 and Figure 11. The CS pin must be driven high after the eighth or sixteenth bit of data that is clocked in. If this is not done, the Write Status Register command is not executed. If CS is driven high after the eighth clock, the CMP, QE and SRP1 (Status Register 2) bits are cleared to 0. After CS is driven high, the self- timed Write Status Register cycle commences for a time duration of tW (see Table 26, AC Electrical Characteristics). While the Write Status Register cycle is in progress, the Read Status Register command may still be accessed to check the status of the BUSY bit. The BUSY bit is a 1 during the Write Status Register cycle and a 0 when the cycle is finished and ready to accept other commands again. When the BUSY bit is asserted, the Write Enable Latch (WEL) bit in Status Register is cleared to 0. Figure 10. Write Status Register Command (SPI Mode) Figure 11. Write Status Register Command (QPI Mode) SCK CS 03 3 5 5 2 20 4 4 6 6 7 7 11 13 10 12 15 14 9 8 1 1 Mode 3 Mode 0 Mode 3 Mode 0 MSB Status Register-1 in Command 01h High-Impedance 11 13 10 8 12 14 15 9 MSB 19 21 18 20 23 22 17 16 Status Register-2 in SO SI IO IO IO IO SCK Command 01h SR1 in SR2 in 0 0 1 1 2 3 3 5 25 4 4 7 6 Mode 3 Mode 0 Mode 3 Mode 0 CS 8 9 10 11 13 12 15 14 |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |