| поискавой системы для электроныых деталей |
|
STM32WB15CC датащи(PDF) 107 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32WB15CC датащи(HTML) 107 Page - STMicroelectronics |
|
107 / 127 page ![]() DS13258 Rev 4 107/127 STM32WB15CC Electrical characteristics 115 Figure 22. ADC accuracy characteristics SNR Signal-to-noise ratio VDDA = 3 V, fADC = 35 MHz, fs ≤ 2.5 Msps, TA = 25 °C 63.0 64.0 - dB 2 V < VDDA < 3.6 V, fADC = 35 MHz, fs ≤ 2.5 Msps, TA = entire range 60.0 64.0 - 1.62 V < VDDA < 3.6 V, TA = entire range, fADC = 35 MHz, fs ≤ 2.2 Msps 60.0 64.0 - THD Total harmonic distortion VDDA = 3 V, fADC = 35 MHz, fs ≤ 2.5 Msps, TA = 25 °C --74 -73 2 V < VDDA < 3.6 V, fADC = 35 MHz, fs ≤ 2.5 Msps, TA = entire range --74 -70 1.62 V < VDDA < 3.6 V, TA = entire range, fADC = 35 MHz, fs ≤ 2.2 Msps --74 -70 1. Based on characterization results, not tested in production. 2. ADC DC accuracy values are measured after internal calibration. 3. Injecting negative current on any analog input pin significantly reduces the accuracy of the A-to-D conversion of signals on another analog input. It is recommended to add a Schottky diode (pin to ground) to analog pins susceptible to receive negative current. 4. I/O analog switch voltage booster is enabled (BOOSTEN = 1 in the SYSCFG_CFGR1) when VDDA < 2.4 V and disabled when VDDA ≥ 2.4 V. Table 71. ADC accuracy(1)(2)(3) (continued) Symbol Parameter Conditions(4) Min Typ Max Unit MSv19880V6 (1) Example of an actual transfer curve (2) Ideal transfer curve (3) End-point correlation line n = ADC resolution ET = total unadjusted error: maximum deviation between the actual and ideal transfer curves EO = offset error: maximum deviation between the first actual transition and the first ideal one EG = gain error: deviation between the last ideal transition and the last actual one ED = differential linearity error: maximum deviation between actual steps and the ideal one EL = integral linearity error: maximum deviation between any actual transition and the end point correlation line 2 n-1 7 6 5 4 3 2 1 0 Output code EO VSSA 2 n-2 2 n-3 VREF+ (VDDA) ET EL ED 1 LSB ideal EG (1) (2) (3) (or )] [1LSB = VDDA 2 n VREF+ 2 n |
|
ссылки URL |
| Вашему бизинису помогли Аллдатащит? [ DONATE ] |
Что такое Аллдатащит | реклама | контакт | Конфиденциальность | Ссылка на техническое описание | обмен ссыками | поиск по производителю All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |