поискавой системы для электроныых деталей
  Russian  ▼
ALLDATASHEETRU.COM

X  

STM32WB15CC датащи(PDF) 104 Page - STMicroelectronics

номер детали STM32WB15CC
подробное описание детали  Multiprotocol wireless 32-bit MCU Arm®-based Cortex®-M4 with FPU, Bluetooth® 5.2 radio solution
PDF  127 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
производитель  STMICROELECTRONICS [STMicroelectronics]
домашняя страница  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STM32WB15CC датащи(HTML) 104 Page - STMicroelectronics

Back Button STM32WB15CC Datasheet HTML 100Page - STMicroelectronics STM32WB15CC Datasheet HTML 101Page - STMicroelectronics STM32WB15CC Datasheet HTML 102Page - STMicroelectronics STM32WB15CC Datasheet HTML 103Page - STMicroelectronics STM32WB15CC Datasheet HTML 104Page - STMicroelectronics STM32WB15CC Datasheet HTML 105Page - STMicroelectronics STM32WB15CC Datasheet HTML 106Page - STMicroelectronics STM32WB15CC Datasheet HTML 107Page - STMicroelectronics STM32WB15CC Datasheet HTML 108Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 104 / 127 page
background image
Electrical characteristics
STM32WB15CC
104/127
DS13258 Rev 4
RAIN
External input
impedance
--
-
50
kΩ
CADC
Internal sample and hold
capacitor
--
5
-
pF
tSTAB
Power-up time
-
2
Conversion
cycle
tCAL
Calibration time
fADC = 35 MHz
2.35
µs
-82
1 / fADC
tLATR
Trigger conversion
latency
CKMODE = 00
2
-
3
1 / fADC
CKMODE = 01
-
6.5
-
CKMODE = 10
-
12.5
-
CKMODE = 11
-
3.5
-
ts
Sampling time
fADC = 35 MHz
0.043
-
4.59
µs
-
1.5
-
160.5
1 / fADC
tADCVREG_STUP
ADC voltage regulator
start-up time
--
-
20
µs
tCONV
Total conversion time
(including sampling time)
fADC = 35 MHz
Resolution = 12 bits
0.40
-
4.95
µs
Resolution = 12 bits
ts + 12.5 cycles for successive
approximations = 14 to 173
1 / fADC
IDDA(ADC)
ADC consumption from
the VDDA supply
fs = 2.5 Msps
-
475
-
µA
fs = 1 Msps
-
190
-
fs = 10 ksps
-
17.3
-
1. Specified by design, not tested in production.
2. The I/O analog switch voltage booster is enabled when VDDA < 2.4 V (BOOSTEN = 1 in the SYSCFG_CFGR1 when
VDDA < 2.4V). It is disable when VDDA ≥ 2.4 V.
3.
VREF+ is internally connected to VDDA and VREF- is internally connected to VSS.
Table 69. ADC characteristics(1) (2) (continued)
Symbol
Parameter
Conditions
Min
Typ
Max
Unit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


датащи скачать

Go To PDF Page


ссылки URL



Вашему бизинису помогли Аллдатащит?  [ DONATE ] 

Что такое Аллдатащит   |   реклама   |   контакт   |   Конфиденциальность   |   Ссылка на техническое описание    |   обмен ссыками   |   поиск по производителю
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com